Subject:	PCD2.M150	FW VERSION VOF1
Doc #:	PCD2M150_0F1_Overview.doc	

## PCD2.M150 SUMMARY OF FIRMWARE VERSIONS

This document summarizes the changes of all firmware versions that are liberated on the PCD2M150 for production.

## Concerning corrected / known bugs:

Only important bugs are listed here. For other bugs, please refer to the file COMSWER.XLS that contains more information about known bugs.

## FEATURES OR RESTRICTIONS SPECIFIC TO PCD2.M150

## **General**

FW update (starting from version 0D0):

The FW can be updated with the FW downloader. To start this program click "PCD FW downloader" in the "tools" menu from the PG5 Saia Project Manager.

The FW update can only be done through the PGU port (port 0).

A FW update is possible with the AMIC FLASH A29040 but not on the ATMEL FLASH 49F040.

CPLD programming:

At first power up after a firmware update note that the CPLD will be reprogrammed if its version is different.

Please do not interrupt this programming sequence which take about 30 seconds, but in some case it can take until 2 min. (LED's are all off while programming, and blinking in the normal boot sequence when finished).

FW Version history ↔ CPLD Version

FW Version	, \$94	0A0, 0B0, 0B2, 0B6, 0B7, 0C0,
CPLD Version	MF26	mF28

#### PGU

Default PGU mode is S-BUS parity therefore PG5, PG4 from version V1.3 upward or PG3 from version  $\beta$ 2.0 upwards have to be used.

## **Memory**

## • User memory:

User program	HW	System	Default Memory
memory		Memory	configuration
None		128 / 0 kByte	24k prg lines, 32k txt/db
RAM / EPROM			
	1 Mbits	128 / 128 kByte	24k prg lines, 32k txt/db,
			128k extended txt/db
	4 Mbits	512 / 128 kByte	96k prg lines, 128k txt/d,
			128k extended txt/db
FLASH			
	1 Mbits	112 / 128 kByte	21k prg lines, 28k txt/db,
			128k extended txt/db
	4 Mbits	448 / 128 kByte	84k prg lines, 112k txt,
		_	128k extended txt/db

#### Note:

- At first memory configuration the FW makes an allocation with the maximum space available depending on the RAM/EPROM/FLASH chip.
- Extended txt/db (txd/db number >= 4000) use fast indexed access and support binary zero insertion, lower range txt/db have a slower access and do not support binary zero insertion.
- There is no extended txt/db if no optional memory chip is added.
- With EPROM and FLASH as user program memory the txt/db < 4000 are read only. With RAM the txt/db < 4000 can be set to read only using the WP on board jumper.
- The setting of bindings in LON (LON commissions) is only possible if RAM is used and the read protection jumper is not set.

#### EEPROM:

- The S-Bus configuration is automatically saved in the EEPROM, this means that even if the battery becomes discharged the S-Bus configuration will be safe.
- There are 50 non-volatile user registers.

## **Instructions**

<u>ins</u>	structions					
•	NOP Instruction set to ~5µs for FB's compatibility	V0A0				
_	·					
-	LD=/LDX= FB's parameters can be use on the LD and LDX instructions.					
•	Text accepts \$R parameters. E.g:"UART:\$Ra,\$Rb,\$Rc,\$Rd;MODE:\$Re,\$Rf;DIAG:F\$Rg,R\$Rh;" a Baudrate 11038400 (numerical value) b Bits 7,8 (numerical value) c Parity E,O,N (ASCII coded) d Stop 1 or 2 (numerical value) e Mode 'MC0', 'SM2', etc. (ASCII coded) f Station Reg. with S-Bus station (numerical value) g Diagnostic flags Reg. with the base diag. flag nbr (08191 num. value) h Diagnostic register Reg. with the diag. register nbr (04095 num. value)					
	SYSRD/SYSWR/SYSCMP/DEFTR instructions. SYSWR 1000: System watchdog SYSRD 660x for serial port mode read back added SYSRD/SYSWR 7050 to 7081 to read and write the different elements of the clock. SYSRD 7090 Function that returns the number of seconds elapsed since 00:00:00; January 1; 1970 (coordinated universal time), according to the system	V0A0 V0B0 V0D0 V0A0 V0A0				
-	SF IP library Added SF "ReadIPConfig" Application library including SFs "CopyText", "InitDB", "CopyDB2Registers", "CopyRegisters" New "CopyBytes" SF	V0A0 V0E0 V0D0				
<u>Cc</u>	ommunication					
•	<ul> <li>Serial communication:</li> <li>MC0/1/2/4, MD/SD, MM4</li> <li>MC5 mode that deactivate RS-485 drivers directly after completion of transmission.</li> <li>Freeze function for the MC mode to ensure that no inter-character delaplace during the transmission of a frame.</li> </ul>	V0A0 V0C0 ay take V0F0				
•	S-Bus: - Parity and break modes as master and slave Data-Mode - Secure Data Mode Option to disable the S-Bus secure data mode - Modem+	V0A0 V0A0 V0E0 V0F0 V0A0				

Gateway (GM/GS).
 New S-Bus configuration data handling (Station no., config. S-BUS) when inserting a programmed user memory (EPROM/FLASH).
 S-RIO as master and slave.
 The S-RIO master task assumes the communication and the refresh of the

The S-RIO master task assumes the communication and the refresh of the process image. The RIO task is activated by a SASI instruction. The SAIA configurator automatically generates the SASI text, the configuration and messages DB. For more information please read the document "Remote I/O with SAIA S-Bus" 26/751 F2.

### PROFIBUS FMS with PCD7.F700:

- Base functionality V0A0 10 channels (10...19) and 100 objects (100...199).

Extension (at least SPROF \$137 is needed)
 possibility to map objects on DBs, read/write indicator, multicast/broadcast
 link, watchdog.

- Extension for profile GA V0A0

# PROFIBUS DP: V007

- Master mode with PCD7.F750.
  - Slave mode with PCD7.F77x.
  - Introduced signed values V0B0
- LON with PCD7.F80x:

Base functionality
 LON enhancement with new functionality poll and alias (LON 1.5).
 V0C0

Communication on TCP IP with PCD7.F650/F652:

S-Bus over UDP/IP
 "Open data mode" over TCP or UDP
 SMTP E-Mail support
 V0C0
 V0D0

- DHCP / UDP with the PCD7.F655 V0D0

Web serverS-Web AlarmingV0D0V0B0

DHCP / UDP with the PCD7.F655

V0D0

PGU switches automatically to 38.4 kBds (requires PG5 V1.2).

• Up to 2 ports could be configured/assigned at 38.4 kBds at the same time. V0C0

 It is possible to configure/assign port 0 (or 1) at 38.4 kBds and port 1 (or 0) at19.2 kBds.

## **Miscellaneous**

New features for PG5.

V0B0

- New OUTL and OUTLX instructions
- New synchronization for a bloc downloads in mode "RUN"
- Possibility to upload data (SEDIT and SFUP) in a synchronized manner.

## XOB

XOB 20, 25: interrupt inputs XOB's
 XOB 17, 18, 19: User XOB's
 V0A0

Filename: PCD2M150\_0F1\_Overview.doc

This XOB's which can be provoked via S-BUS telegram (STXM chan, 0, k 4000, k 17..19) or SYSWR command (K4017..K4018). The XOB's are only executed if the CPU is in RUN or CONDITIONAL RUN.

XOB 7: System overload XOB

V0A0

- XOB 14/15: Cyclic XOB's

can be executed from 5 ms to 1000s with 1ms steps

V0A0

- New XOB handling.

V0A0

During the execution of a XOB other XOBs are queued and executed at the end of the first one.

Calculation of week and day number
 The PCD compute the day and the week number based on the date using the same algorithm as in the PG. The command 'Write Clock' corrects automatically the week number or day number if they are wrong.

Password mechanism.

V003

Filename: PCD2M150\_0F1\_Overview.doc