SAIA-Burgess Electronics

SWITCHES • MOTORS • CONTROLLERS



The FUPLA and the KOPLA function families



Edition 26/749 E1

BA: Electronic Controllers	Telephone Telefax	026 / 672 72 72 026 / 672 74 99

SAIA-Burgess Companies

Switzerland	SAIA-Burgess Electronics AG Freiburgstrasse 33 CH-3280 Murten ☎ 026 672 77 77, Fax 026 670 19 83	France	SAIA-Burgess Electronics Sàrl. 10, Bld. Louise Michel F-92230 Gennevilliers ☎ 01 46 88 07 70, Fax 01 46 88 07 99
Germany	SAIA-Burgess Electronics GmbH Daimlerstrasse 1k D-63303 Dreieich ☎ 06103 89 060, Fax 06103 89 06 66	Nederlands	SAIA-Burgess Electronics B.V. Hanzeweg 12c NL-2803 MC Gouda ☎ 0182 54 31 54, Fax 0182 54 31 51
Austria	SAIA-Burgess Electronics Ges.m.b.H. Schallmooser Hauptstrasse 38 A-5020 Salzburg ☎ 0662 88 49 10, Fax 0662 88 49 10 11	Belgium	SAIA-Burgess Electronics Belgium Avenue Roi Albert 1er, 50 B-1780 Wemmel ☎ 02 456 06 20, Fax 02 460 50 44
Italy	SAIA-Burgess Electronics S.r.l. Via Cadamosto 3 I-20094 Corsico MI ☎ 02 48 69 21, Fax 02 48 60 06 92	Hungary	SAIA-Burgess Electronics Automation Kft. Liget utca 1. H-2040 Budaörs ☎ 23 501 170, Fax 23 501 180

Representatives

Great Britain	Canham Controls Ltd. 25 Fenlake Business Centre, Fengate Peterborough PE1 5BQ UK ☎ 01733 89 44 89, Fax 01733 89 44 88	Portugal	INFOCONTROL Electronica e Automatismo LDA. Praceta Cesário Verde, No 10 s/cv, Massamá P-2745 Queluz
Denmark	Malthe Winje Automation AS Håndværkerbyen 57 B DK-2670 Greve ☞ 70 20 52 01, Fax 70 20 52 02	Spain	Tecnosistemas Medioambientales, S.L. Poligono Industrial El Cabril, 9 E-28864 Ajalvir, Madrid 2 91 884 47 93, Fax 91 884 40 72
Norway	Malthe Winje Automasjon AS Haukelivn 48 №1415 Oppegård 🕿 66 99 61 00, Fax 66 99 61 01	Czech Republic	ICS Industrie Control Service, s.r.o. Modranská 43 CZ-14700 Praha 4 ☎ 2 44 06 22 79, Fax 2 44 46 08 57
Sweden	Malthe Winje Automation AB Truckvägen 14A S-194 52 Upplands Våsby ☎ 08 795 59 10, Fax 08 795 59 20	Poland	SABUR Ltd. ul. Druzynowa 3A PL-02-590 Warszawa ☎ 22 844 63 70, Fax 22 844 75 20
Suomi/ Finland	ENERGEL OY Atomitie 1 FIN-00370 Helsinki 2 09 586 2066, Fax 09 586 2046		
Australia	Siemens Building Technologies Pty. Ltd. Landis & Staefa Division 411 Ferntree Gully Road AUS-Mount Waverley, 3149 Victoria 3 9544 2322, Fax 3 9543 8106	Argentina	MURTEN S.r.I. Av. del Libertador 184, 4° "A" RA-1001 Buenos Aires 🕿 054 11 4312 0172, Fax 054 11 4312 0172

After sales service

USA	SAIA-Burgess Electronics Inc.
	1335 Barciay Boulevard
	Buffalo Grove, IL 60089, USA
	🕿 847 215 96 00, Fax 847 215 96 06



SAIA[®] Process Control Devices

Programming tools for MS WINDOWS

The FUPLA and the KOPLA function families

PG4 - Version 1.3

SAIA-Burgess Electronics Ltd. 1996. All rights reserved Edition 26/749 E1 - 04.1996

Subject to technical changes

© SAIA-Burgess Electronics Ltd.

Updates

Manual :

The FUPLA and the KOPLA function families - PG4 Version 1.3 - Edition E1

Date	Chapter	Page	Description
27.10.2000			Small updates for the "Support Homepage"

Contents

In this manual all functions of the standard FUPLA and the KOPLA are described.

This manual represents the chapters 4.4 and 4.5 of the manual "Programming Tools PG4" (26/748 E)

The descriptions of the functions are normally identical to the "Infos" of the functions on the screen.

Overvie	Overview over the function families	
4.4	4.4 The function families of the FUPLA	
4.4.1	Binary functions	4-15
4.4.2	Flip-Flops	4-27
4.4.3	Counters	4-37
4.4.4	Time related functions	4-43
4.4.5	Blinker	4-53
4.4.6	Integer arithmetic	4-55
4.4.7	Floating point arithmetic	4-71
4.4.8	Converters (binary- integer - floating point)	4-85
4.4.9	Indirect addressing	4-99
4.4.10	Move Data	4-107
4.4.11	Displays	4-117
4.4.12	GRAFTEC functions	4-121
4.4.13	Special functions (Watch dog)	4-129
4.4.14	Analogue modules	4-131
4.4.15	Regulation (PID control)	4-141
4.4.16	user-defined functions	4-143
4.4.17	Serial communications (mode "D")	4-149
4.5	Ladder diagram (KOPLA)	4-165

Notes :

\triangle

Please note:

A number of detailed manuals are available to aid installation and operation of the SAIA PCD. These are for use by technically qualified staff, who may also have successfully completed one of our "workshops".

To obtain the best performance from your SAIA PCD, closely follow the guidelines for assembly, wiring, programming and commissioning given in these manuals. In this way, you will also become one of the many enthusiastic SAIA PCD users.

If you have any technical suggestions or recommendations for improvements to the manuals, please let us know. A form is provided on the last page of this manual for your comments.

Summary



Reliability and safety of electronic controllers

SAIA AG is a company which devotes the greatest care to the design, development and manufacture of its products:

- state-of-the-art technology
- compliance with standards
- ISO 9001 certification
- international approvals: e.g. Germanischer Lloyd, Det Norske Veritas, CE mark ...
- choice of high-quality componentry
- quality control checks at various stages of production
- in-circuit tests
- run-in (burn-in at 85°C for 48h)

Despite every care, the excellent quality which results from this does have its limits. It is therefore necessary, for example, to reckon with the natural failure of components. For this reason SAIA AG provides a guarantee according to the "General terms and conditions of supply".

The plant engineer must in turn also contribute his share to the reliable operation of an installation. He is therefore responsible for ensuring that controller use conforms to the technical data and that no excessive stresses are placed on it, e.g. with regard to temperature ranges, overvoltages and noise fields or mechanical stresses.

In addition, the plant engineer is also responsible for ensuring that a faulty product in no case leads to personal injury or even death, nor to the damage or destruction of property. The relevant safety regulations should always be observed. Dangerous faults must be recognized by additional measures and any consequences prevented. For example, outputs which are important for safety should lead back to inputs and be monitored from software. Consistent use should be made of the diagnostic elements of the PCD, such as the watchdog, exception organization blocks (XOB) and test or diagnostic instructions.

If all these points are taken into consideration, the SAIA PCD will provide you with a modern, safe programmable controller to control, regulate and monitor your installation with reliability for many years.

4.4 The function families of the FUPLA

Overview of functions in the individual function families (arranged according to function and usage $^{*)}$)

4.4.1	Binary functions
4.4.1.1 4.4.1.2 4.4.1.3 4.4.1.4 4.4.1.5	And 2-10 inputs Or 2-10 inputs Xor 2-10 inputs Move Dynamize
4.4.1.6 4.4.1.7 4.4.1.8	High Low Not connected
4.4.1.9 4.4.1.10 4.4.1.11 4.4.1.12	Mux binary selection Mux integer selection Demux binary selection Demux integer selection
4.4.1.13 4.4.1.14	I/O indirect Flag indirect
4 4 1 15	Evon 2 10 inputs
4.4.1.16	Odd 2-10 inputs
4.4.1.15 4.4.1.16	Odd 2-10 inputs Flip-Flops
4.4.1.15 4.4.1.16 4.4.2 4.4.2.1 4.4.2.2	Even 2-10 inputs Odd 2-10 inputs Flip-Flops Toggle Type D
4.4.1.13 4.4.1.16 4.4.2 4.4.2.1 4.4.2.2 4.4.2.3 4.4.2.4	Even 2-10 inputs Odd 2-10 inputs Flip-Flops Toggle Type D Type RS dynamized Type SR dynamized
4.4.1.13 4.4.1.16 4.4.2 4.4.2.1 4.4.2.2 4.4.2.3 4.4.2.4 4.4.2.5	Even 2-10 inputs Odd 2-10 inputs Flip-Flops Toggle Type D Type RS dynamized Type JK
4.4.1.13 4.4.1.16 4.4.2 4.4.2.1 4.4.2.2 4.4.2.3 4.4.2.4 4.4.2.5 4.4.2.5 4.4.2.6 4.4.2.7	Even 2-10 inputs Odd 2-10 inputs Flip-Flops Toggle Type D Type RS dynamized Type SR dynamized Type JK Type SR clocked Type SR clocked
4.4.1.13 4.4.1.16 4.4.2 4.4.2.1 4.4.2.2 4.4.2.3 4.4.2.3 4.4.2.4 4.4.2.5 4.4.2.5 4.4.2.6 4.4.2.7 4.4.2.8 4.4.2.9	Even 2-10 inputs Odd 2-10 inputs Flip-Flops Toggle Type D Type RS dynamized Type JK Type RS clocked Type RS Type RS Type SR SR clocked Type RS Type SR

^{*)} In FUPLA all functions are automatically arranged in alphabetical order.

4.4.3	Counters
4.4.3.1	Up with preset
4.4.3.2	Down with preset
4.4.3.3	Up
4.4.3.4	Up/down with preset
4.4.3.5	Up/down with preset and clear
4.4.4	Time related - Time function elements
4.4.4.1	On delay
4.4.4.2	Store delay
4.4.4.3	Exclusive pulse
4.4.4.4	Off delay
4.4.4.5	On/off delay
4.4.4.6	Off delay with reset
4.4.4.7	Pulse
4.4.4.8	Chronometer
4.4.4.9	Time (Hardware clock)
4.4.4.10	Start delay
4.4.5	Blinker
4.4.5.1	Blink delay T
4.4.5.2	Blink delay T0/T1
	······································

4.4.5.3 Sample

4.4.6	Integer arithmetic
4.4.6.1	Add
4.4.6.2	Subtract
4.4.6.3	Multiply
4.4.6.4	Divide
4.4.6.5	Square root
4.4.6.6	Average
4.4.6.7	Constant
4.4.6.8	Absolute
4.4.6.9	Bitwise and
4.4.6.10	Bitwise or
4.4.6.11	Bitwise exclusive or
4.4.6.12	Bitwise invert
4.4.6.13	Is equal to
4.4.6.14	Is greater or equal to
4.4.6.15	Is greater than
4.4.6.16	Is smaller or equal to
4.4.6.17	Is smaller than
4.4.6.18	Is zero
4.4.6.19	Limit
4.4.6.20	Maximum
4.4.6.21	Minimum
4.4.6.22	Move
4.4.6.23	Move when enabled
4.4.6.24	Move and store
4.4.6.25	Switch
4.4.6.26	Multiplexer with binary selection
4.4.6.27	Multiplexer with integer selection
4.4.6.28	Demultiplexer with binary selection
4.4.6.29	Demultiplexer with integer selection
4.4.6.30	Shift left
4.4.6.31	Shift right
4.4.6.32	Rotate left
4.4.6.33	Rotate right
4.4.6.34	Register indirect
4.4.6.35	T/C indirect
4.4.6.36	Not connected

4.4.7	Floating point arithmetic
4.4.7.1	Add
4.4.7.2	Subtract
4.4.7.3	Multiply
4.4.7.4	Divide
4.4.7.5	Square root
4.4.7.6	Average
4.4.7.7	Constant
4.4.7.8	Absolute
4.4.7.9	Sine
4.4.7.10	Cosine
4.4.7.11	ARC tangent
4.4.7.12	Natural exponent
4.4.7.13	Natural log
4.4.7.14	Is equal to
4.4.7.15	Is greater or equal to
4.4.7.16	Is greater than
4.4.7.17	Is smaller or equal to
4.4.7.18	Is smaller than
4.4.7.19	Is zero
4.4.7.20	Limit
4.4.7.21	Maximum
4.4.7.22	Minimum
4.4.7.23	Move
4.4.7.24	Move when enabled
4.4.7.25	Move and store
4.4.7.26	Switch
4.4.7.27	Multiplexer with binary selection
4.4.7.28	Multiplexer with integer selection
4.4.7.29	Demultiplexer with binary selection
4.4.7.30	Demultiplexer with integer selection
4.4.7.31	Not connected

4.4.8	Converters (binary-integer-floating point)
4.4.8.1	Bin to int 1-8
4.4.8.2	Bin to int 1-24
4.4.8.3	Bin to int quick (PCD format)
4.4.8.4	Bin to int reverse quick (PCA format)
4.4.8.5	Int to bin 1-8
4.4.8.6	Int to bin 1-24
4.4.8.7	Int to bin quick (PCD format)
4.4.8.8	int to bin reverse quick (PCA format)
4.4.8.9	BCD to int
4.4.8.10	BCD to int quick (PCD format)
4.4.8.11	BCD to int reverse quick (PCA format)
4.4.8.12	Int to BCD
4.4.8.13	Int to BCD quick (PCD format)
4.4.8.14	Int to BCD reverse quick (PCA format)
4.4.8.15	1-bit to int with shift
4.4.8.16	1-bit to int LSB
4.4.8.17	Int to 1-bit with shift
4.4.8.18	Int LSB to 1-bit
4.4.8.19	Float to int
4.4.8.20	Int to float
4.4.9	Indirect addressing
4491	Conv to outputs
4492	Read from inputs
4.4.9.3	Copy to flags
4.4.9.4	Read from flags
4.4.9.5	Copy to registers integer
4.4.9.6	Read from registers integer
4.4.9.7	Copy to registers float
4.4.9.8	Read from registers float
4.4.9.9	Copy to Timer/Counter
4.4.9.10	Read from Timer/Counter
4.4.9.11	Timer with indirect addressing
4.4.9.12	Counter with indirect addressing
4.4.9.13	Read logic state from Timer/Counter

4.4.10 Move Data	l
------------------	---

4.4.10.1	Move-In Bit

4.4.10.2Move-Out Bit4.4.10.3Move-In Nibble

4.4.10.4 Move-Out Nibble

- 4.4.10.5 Move-In Digit
- 4.4.10.6 Move-Out Digit
- 4.4.10.7 Move-In Byte
- 4.4.10.8 Move-Out Byte
- 4.4.10.9 Move-In Word
- 4.4.10.10 Move-Out Word

4.4.11 Displays

- 4.4.11.1 Display module PCA2.D12
- 4.4.11.2 Display module PCA2.D14
- 4.4.11.3 Display module PCD2.F510 for numeric displays
- 4.4.11.4 Display module PCD2.F510 for text displays

4.4.12 GRAFTEC functions

- 4.4.12.1 Load timer
- 4.4.12.2 Load timer conditional
- 4.4.12.3 Load counter
- 4.4.12.4 Load counter conditional
- 4.4.12.5 Increment counter
- 4.4.12.6 Decrement counter
- 4.4.12.7 Timer is zero
- 4.4.12.8 Counter is zero
- 4.4.12.9 End of transition
- 4.4.12.10 Wait time
- 4.4.12.11 Wait pulse

4.4.13 Special functions

- 4.4.13.1 Watch dog
- 4.4.13.2 Watch dog enable

4.4.14 Analog modules

4.4.14.1	PCD2.W1	Analog Input module PCD2.W1 (12 Bit)
4.4.14.2	PCD2.W2	Analog Input module PCD2.W2 (10 Bit)
4.4.14.3	PCD2.W4	Analog Output module PCD2.W4 (8 Bit)
4.4.14.4	PCD2.W5	Analog Input/Output module PCD2.W5 (12 Bit)
4.4.14.5	PCD4.W1	Analog Input/Output module PCD4.W1 (12 Bit)
4.4.14.6	PCD4.W3	Analog Input module PCD4.W3 (12 Bit + Sign)
4.4.14.7	PCD4.W4	Analog Output module PCD4.W4 (8 Bit)
4.4.14.8	PCD6.W1	Analog Input/Output module PCD6.W1 (12 Bit)
4.4.14.9	PCD6.W3	Analog Input module PCD6.W3 (12 Bit + Sign)
4.4.14.10	PCD6.W4	Analog Output module PCD6.W4 (8 Bit)

4.4.15 Regulation (PID control)

4.4.15.1 PID FBox

4.4.16 User-defined functions

4.4.16.1	Call PB

- 4.4.16.2 Call FB
- 4.4.16.3 Call SB
- 4.4.16.4 User block 1
- 4.4.16.5 User block 2
- 4.4.16.6 User block 3
- 4.4.16.7 User block 4
- 4.4.16.8 User block 5

4.4.17 Serial communications (mode "D")

- 4.4.17.1 Interface parameters
- 4.4.17.2 Interface parameters external
- 4.4.17.3 Receive 1-20 I/O/F
- 4.4.17.4 Receive 1-20 R/T/C/Clock
- 4.4.17.5 Transmit 1-20 I/O/F
- 4.4.17.6 Transmit 1-20 R/T/C/Clock
- 4.4.17.7 Receive I/O/F multiple
- 4.4.17.8 Receive R/T/C multiple



Explanation of format and symbols used in function descriptions:

On the left of the FBox are the inputs, e.g.:

Inputs:	– En	\rightarrow	Enable	"_"	binary input (H/L)
	> Set	\rightarrow	Set	">"	dynamic binary input
	= Val	\rightarrow	Value	"="	numeric input (value)

On the right of the FBox are the outputs, e.g.:

Outputs: – Q	\rightarrow	Output	"_"	binary output (H/L)
- /Q	\rightarrow	Output inv.	"_"	binary output (H/L)
$= \mathbf{R}$	\rightarrow	Result	"="	numeric output (value)

Field for the base address of the function, normally "O" or "o" (output) is to be entered, e.g. "o 16"



The dot in the left lower corner indicates that this FBox has an adjust window. This adjust window can be opened by double clicking on the FBox. The arrow symbol must be selected.

	Adjust: D12 Module			
Default All	Send all <u>OK</u> Info			
Decimal point posi	on > No point ±			
D1 En In Add 2222	Fourth digit 2 Third digit Second digit First digit			
XYZ 🔊	More complex functions, e.g. communications, conta an "LED" in the FBox. This remains grey during programming. In RUN, if everything is okay, the LE becomes green. If there is an error or is switched to manual, the LED is red.	ain ED		
[fupabc]	(on the title bar of each function family) shows the finames of this family, e.g. [sfuptime] for the time relation family: "sfuptime.def", "sfuptime.hlp", "sfuptime.idx", "sfuptime.lib".	ile ated		
[_fupxyz]:	Function name within the function family, e.g. [_ond for the delayed switching on in the "sfuptime.xxx" family.	lel]		
	The internal name of the function is shown after clicking on 'Advanced Info':			

Example for a adjust window: 'Display' - 'D12 Module'.

- FBox Advanced Info			
Family Name:	Display		
FBox Name:	D12 Module		
FBox Macro Name:	_DISPD12		
Version Number in-use:	<unused></unused>		
Version Number in Library:	<unused></unused>		
Family File Name:	g:\pg4\fbox\sfupdisp.def, .lib, .hlp, .idx		
	Exil]	

Notes :

[fupbina]

4.4.1 Binary functions

4.4.1.1 And 2-10 inputs



[_band]

__&____&___ _____

Inputs/Outputs: $- all \rightarrow binary$ format.

Outputs the binary AND of its inputs. The output is high only if all inputs are high.

Stretchable from 2 to 10 inputs.

E.g.: 2 input And:

In2	Out
0 1 0 1	0 0 0 1
	In2 0 1 0 1



4.4.1.2 Or 2-10 inputs



[_bor]

Inputs/Outputs: $- all \rightarrow binary$ format.

Outputs the binary OR of its inputs.

The output is high when at least one of its inputs is high.

Stretchable from 2 to 10 inputs.

E.g.: 2 inputs OR:

Inl	In2	Out
0	0	0
0	1	1
1	0	1
1	1	1

4.4.1.3 Xor 2-10 inputs

Xor 2-10 inputs

[_bxor]

=1=1	
· · · · · · · · · ·	
· · · · · · · · · · ·	
····	
····	
····	

Inputs/Outputs: $- all \rightarrow binary$ format.

Outputs the binary XOR of its inputs.

The output is high when only one of its inputs is high.

Stretchable from 2 to 10 inputs.

E.g.: XOR with 2 inputs:

Inl	In2	Output
0 0 1 1	+ 0 1 0 1	 0 1 1 0

4.4.1.4 Move



÷	Г		٦	ł
÷	l		」	7
		÷		÷
÷	÷	÷	÷	÷

[_bmove]

Inputs/Outputs: $- all \rightarrow binary$ format.

Outputs its binary input, connects input labels directly to output labels.

4.4.1.5 Dynamize



-Dyn-

[_bdyn2]

Inputs/Outputs: $- all \rightarrow binary format.$

Detects rising edges.

The output is High only when the input has gone from Low to High.

3 options are available to accept edges at power up if the input is already High.

	A	djust: Dynam	ize		^
	<u>D</u> efault All <u>S</u> end all		<u>o</u> k	<u>I</u> nfo]
A	ccept power up edge	> Always	±		
		Always			
		Never			
	_ Dyn+_	Off=0/On=1			

"Always": Input High is always considered as a rising edge at power up. "Never": Input High is never considered as a rising edge at power up. "Off=0/On=1": A rising edge is only considered if the input was Low at power down and is High at power up.

Warning: The last option can produce undefined reactions if the Flags are not reset after a modification of the program!

4.4.1.6	High	
	High	H-
	[_bhigh]	
	Output: $- \rightarrow$ binary format.	
	Outputs a binary high state.	
4.4.1.7	Low	
	Low	L
	[_blow]	
	Output: $- \text{ all} \rightarrow \text{binary format.}$	
	Outputs a binary low.	
4.4.1.8	Not connected	
	Not connected	-NC

[_bnoten]

The "Not Connected" box, terminates unused binary outputs.

4.4.1.9 Multiplexer with binary selection





Inputs/Outputs: $- all \rightarrow binary$ format.

Transfers an IO..I7 to an output when the corresponding enable signal E0..E7 is high.

Stretchable from 2 to 8 inputs.

If all enable inputs are low, a low is output.

The enable line E0 has the highest priority and E7 has the lowest. Therefore if one or more enable lines are actived at the same time, the input associated with the highest priority enable line will be output.

4.4.1.10 Multiplexer with integer selection



[_bmux2]



Inputs: - IO:

binary format

– I7:

= Slc: Selection: integer format

Outputs: – Out: binary format – Err: binary format

Outputs to "Out" the state of the input "In" selected via the input "Slc" (e.g. when Slc == 0 outputs the state of I0, when Slc == 5 outputs the state of I5...).

Stretchable from 2 to 8 inputs "In".

When "Slc" is out of range (i.e. "Slc" < 0 or "Slc" > n), "Out" is set low and "Err" is set high.

4.4.1.11 Demultiplexer with binary selection

Demux binary selection

[_bdemux]

Demux - E0 Q0 - E1 Q1					Demux - E0 Q0 - E1 Q1 -
_∱In _	1	÷	÷	ċ	- E2 Q2 -
	ł	ł	÷	÷	- E3 Q3
	-	÷	÷	÷.	- E4 Q4 -
	5	ŝ	÷.	÷.	
	1	ŝ	į.	Ç,	
	1	2	2	2	F7 07
		÷	÷	÷	
	1	1	1	2	i≓tn i∷
	1	1	1	1	
	÷	÷	÷	÷	

Inputs/Outputs: $- all \rightarrow binary format.$

Transfers binary input In to an output (Q0..Q7) when its corresponding enable line (E0..E7) is high.

Stretchable from 2 to 8 inputs.

When an enable line (E0..E7) is low, its corresponding output (Q0..Q7) is set low.

4.4.1.12 Demultiplexer with integer selection

Demux integer selection	
[_bdemux2]	-

	D	Demux				Demux				ł,	Den	nux	
	† In		G	10	t		1	1	t		† In	QU	F
_	S	lc	G	11	ł	-	÷	÷	÷	-	SIC	Q1 :	┝
			Ε	rr	ł	-	ł	ł	ł	÷		Q2 (┝
		• •	• •	• •		ł	ł	ł	÷	2		Q3-	┝
			-		÷	ł	ł	ł	ł	2		Q4	┝
		11	1		ł	ł	ł	ł	÷	2		Q5 -	┝
	2.2	11	1		ļ	÷	÷	÷	ŝ	1		Q6 ·	┝
	11	11	1	1	ļ	ļ	ļ	ļ	ļ	1		07	Ļ
	11	11	1	1	Ĵ	Ĵ	Ĵ	Ĵ	Ĵ	1		Err	L
	• •	• •			t	t	t	t	t	1			

Inputs:	– In:	binary format
	= Slc:	Selection: integer format
Outputs:	– Q0:	binary format
	– Q7:	binary format
	– Err:	binary format

Transfers binary input "In" to a selected output (Q0..Qn). Outputs are selected via the input "Slc". E.g. when "Slc" == 1 the input "In" is transfered to "Q1".

When not selected an output is set low.

Stretchable from 2 to 8 outputs.

Err goes high only when "Slc" is out of range, i.e. when "Slc" <0 or when "Slc" >n.

4.4.1.13 I/O indirect

I/O.indirect

÷	ł,	• •	÷	÷	÷	÷	÷	ł	ł
1	1	Ħ			h	n	7	2	ļ
÷	t.			-		<u>.</u>	1	t	ċ
4	÷		÷	÷	÷	÷	÷	÷	ŝ

Flg

[_bioind]

Input: = I/O adresse: integer format Output: - I/O state: binary format

Outputs the state of I/O number #.

E.g.: if the # input is 5, then the state of I/O 5 is output.

4.4.1.14 Flag indirect

Flag indirect

[_bflgin]

Input:	= Flag adresse:	integer format
Output:	– Flag state:	binary format

Outputs the state of flag number #.

E.g.: if the # input is 5, then the state of the flag 5 is output.

Even

Even

4.4.1.15 Even, 2-10 inputs

Even	2-10 inputs
[_beven]	

Inputs: –	binary format
Output: –	binary format

The Output is High if the number of Inputs High is Even. Otherwise, the Output is Low.

E.g. 3 inputs:

Inl	In2	In3	0ut
0 0 0 1 1 1 1	 0 1 1 0 0 1 1 1	+ 0 1 0 1 0 1 0 1 0	1 0 1 0 1 1 0
	-	-	

26/749 EI (P-4401-E.DOC)	26/749	E1	(P-4401-E.DOC)
--------------------------	--------	----	----------------

4.4.1.16 Odd, 2-10 inputs

	Odd 2-10 inputs
[_bodd]	

2	0	dd-	-fogq
			: = 1:
: :	11		: ± 1:
			Ξ I:
			H
	11		

Inputs: –	binary format
Output: –	binary format

The Output is High if the number of Inputs High is Odd. Otherwise, the Output is Low.

E.g. 3 inputs:

In1	In2	In3	Out
0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	+ 0 1 0 1 0 1 0 1 0 1	0 1 0 1 0 1 0 1 0 1

4.4.2 Flip-Flops

[sfupflip]

4.4.2.1 Toggle



-	-	T	0	Ig	Ig	•	e	}	1	
			÷	÷		÷	÷			

[_flitog]

Inputs/Outputs: $- all \rightarrow binary$ format.

Simple toggle function (Flip-Flop).

The state of the output is toggled at each positive edge of the input.

On start up, the output is initialized to Low. If the input is High on start up, the output is set to High.

Einfache Umschaltfunktion (toggle).

Input	
Output	

4.4.2.2 Type D

Type D

		1.1	11	1	1
_	n	0	Γ.	2	÷
	12.	. *	•	÷	ł
	PCI	ĸ –	1:	1	Ĵ
				1	
				÷	

[_flid]

Inputs/Outputs: $- all \rightarrow binary format.$

D type flip-flop with a rising edge triggered clk input.

The state of the input D is stored when the clk input goes from the low to high.

The output Q is always the last stored state of input D.

```
D ______
Clk ______
Q _____
```

4.4.2.3 Type RS dynamized

Type RS dynamized

[_flirs]

Inputs/Outputs: $- all \rightarrow binary$ format.

RS flip-flop, with priority on the R input. Both R and S are rising edge triggered.

When input R goes from low to high, output Q is set low.

When input S goes from low to high, output Q is set high.

When both inputs R and S go from low to high at the same time, output Q is set low.

In all the other cases the output is unchanged.



4.4.2.4 Type SR dynamized

Type SR dynamized



[_flisr]

Inputs/Outputs: $- all \rightarrow binary$ format.

RS flip-flop, with priority on the S input. Both R and S are rising edge triggered.

When input R goes from low to high, output Q is set low.

When input S goes from low to high, output Q is set high.

When both inputs R and S go from low to high at the same time, output Q is set high.

In all the other cases the output is unchanged.



4.4.2.5 Type JK

Туре ЈК

-JQ-→Clk -K

[_flijk]

Inputs/Outputs: $- all \rightarrow binary$ format.

Clocked JK flip-flop.

The J and K inputs are read only when a rising edge is detected on the Clk input. When no rising edge is detected, the output Q is unchanged.

When a rising edge is detected on the Clk input:

- and J is high, Q is reset low,
- and K is high, Q is set high,
- and J and K are high, Q is toggled,
- and J and K are low, Q is unchanged.



4.4.2.6 Type RS clocked

Type RS clocked

:		11
_	RQ	- :
-	Clk	
-	S	11
1		11
		1.1

[_flirsclk]

Inputs/Outputs: $- all \rightarrow binary$ format.

Clocked RS flip-flop, with priority on the R input.

Inputs R and S are read when a rising edge is detected on input Clk. When no rising edge is detected, output Q is unchanged.

When a rising edge is detected at input Clk:

- and R is high, Q is reset low,
- and S is high, Q is set high,
- and R and S are high, Q is reset low,
- and R and S are low, Q is unchanged.


4.4.2.7 Type SR clocked

Type SR clocked

	0			2
	լծ այ		1	1
· · ·	Lou	1 °		1
	₹UIK –	1.1	2	1
		1.1		
. –	↓ D	1.1		
		1.1		

[_flisrclk]

Inputs/Outputs: $- all \rightarrow binary$ format.

Clocked RS flip-flop, with priority on the S input.

Inputs R and S are read when a rising edge is detected on input Clk. When no rising edge is detected, output Q is unchanged.

When a rising edge is detected at input Clk:

- and R is high, Q is reset low,
- and S is high, Q is set high,
- and R and S are high, Q is set high,
- and R and S are low, Q is unchanged.



4.4.2.8 Type RS

Type RS

	• • • • •	
11	TH U	— :
	-IS - I	

[_flirsndyn]

Inputs/Outputs: $- all \rightarrow binary$ format.

RS flip-flop, with priority on the R input.

When input R is high, output Q is set low.

When input S is high and input R is low, output Q is set high.

When both inputs R and S are high, output Q is set low.

In all the other cases the output is unchanged.

R		
S		
0		
~		
R	S	0
	, + — — — 4	
0		Unchanged
1	x	0
0	1	1
Ũ		—
V		
λ	=	any state.

4.4.2.9 Type SR

Type SR

÷	•	• • • • •	
2	1	le ol	11
2		ျခန္မျ	
÷	-	B	
1	•	••	1.1
1			

[_flisrndyn]

Inputs/Outputs: $- all \rightarrow binary$ format.

RS flip-flop, with priority on the S input.

When input R is high and input S is low, output Q is set low.

When input S is high, output Q is set high.

When both inputs R and S are high, output Q is set high.

In all the other cases the output is unchanged.

Q	
Unchanged	
1	
0	
anv state	
	Q Unchanged 1 0

Notes :

4.4.3 Counters

[sfupcoun]

4.4.3.1 Up count with preset

Up with preset



[_uppr2]

Inputs:	– Set:		binary format
	>Up:		binary format
	= IC	Initial Count:	integer format
			-
Outputs	:-Q:	pos/neg	binary format
	= Cnt:	Count	integer format
	– Err:	Error	binary format

Increments a counter each time a rising edge is detected on input Up. The count is output at Cnt.

The Set input loads the counter with value IC.

If the counter is > 0, the output Q is High and if it is $\leq = 0$, the output Q is Low.

If the counter overflows, output Err is set high.

Set G Dwn Cn

IC

Er

4.4.3.2 Down count with preset

Down with preset

[_dwnpr2]

Inputs:	- Set:		binary format
	>Dwn	: Down:	binary format
	= IC:	Initial Count:	integer format
Outputs	:-Q:	pos/neg	binary format
	= Cnt:	Count	integer format
	– Err:	Error	binary format

Decrements a counter each time a rising edge is detected on input Dwn. The count is output at Cnt.

The Set input loads the counter with value IC.

If the counter is > 0, the output Q is High and if it is <= 0, the output Q is Low.

If the counter underflows, output Err is set high.

Cn Eri

4.4.3.3

Up count

Up

[_up2]

Inputs: – Clr: C	Clear	binary format
>Up:		binary format
_		-
Outputs: – Q: p	oos/neg	binary format
= Cnt: (Count	integer format
– Err: H	Error	binary format

Increments a counter each time a rising edge is detected on input Up. The count is output at Cnt.

The Clr input clears the counter.

If the counter is > 0, the output Q is High and if it is $\leq = 0$, the output Q is Low.

If the counter overflows, output Err is set high.

4.4.3.4

Up/down count with preset

Up/down with preset

[_updnpr2]

2	_A_	1
	Set Q	 .:
	Up Cnt	† .:
	Dwn Err IC	T ::
•		

Inputs:	- Set:		binary format
	> Up:		binary format
	>Dwn	:	binary format
	= IC:	Initial Count:	integer format
Outputs	:-Q:	pos/neg	binary format
1	= Cnt:	Count	integer format
	– Err:	Error	binary format

Increments or decrements a counter each time a rising edge is detected on the corresponding input Up or Dwn. The count is output at Cnt.

The Set input loads the counter with value IC.

If the counter is > 0, the output Q is High and if it is <= 0, the output Q is Low.

If the counter overflows or underflows, output Err is set high.

4.4.3.5

Up/down count with preset and clear

Up/down preset and clear

[_updnsc]

1	A] : :
	Cir Cnt	Ē
-	Dwn	[::
:	IU	1

Inputs:	– Set:		binary format
	– Clr		binary format
	> Up:		binary format
	>Dwn	:	binary format
	= IC:	Initial Count:	integer format
Outputs	:–Q:	pos/neg	binary format
	= Cnt:	Count	integer format
	– Err:	Error	binary format

Increments or decrements a counter each time a rising edge is detected on the corresponding input Up or Dwn. The count is output at Cnt.

The Set input loads the counter with value IC.

The Clr input clears the counter.

If the counter is > 0, the output Q is High and if it is $\leq = 0$, the output Q is Low.

If the counter overflows or underflows, output Err is set high.

Notes :

4.4.4 Time related functions

4.4.4.1 On delay

•		ł	ł	÷	÷	÷	÷	ł
-	T	F	_		Ø]	÷	ł
-	l	n		1	Q	┝	÷	ļ
-	Т	٧			t	┝	-	ļ
1							2	ļ

[sfuptime]

[_ondel]

Inputs:	> In:	Activate	binary format
	= TV:	Timer Value:	integer format
Outputs	:-Q	Output	binary format

= t: actual value integer format

On-delay timer.

Q is set high at TV timer units after In was set high. When In goes low, Q is immediately set low.

If In goes high for a period smaller than TV, then Q is unaffected. t indicates the value of the internal timer.

4.4.4.2 Store delay

Store delay	
[_stodel]	

	۰.
	r,
	1
trin u⊢	2
· · [11] ·	
· · · · · · · · · · ·	

Inputs:	> In: = TV: - R:	Activate Timer Value:	binary format integer format
Outputs	:- Q	Output	binary format
	= t:	actual value	integer format

Store on-delay timer.

When In goes high, Q is set high at TV timer units later.

Once Q is set high it goes low only when R (reset) is activated (set high). When R is activated, Q is held low no matter the state of In.

If In goes to high for a period smaller than TV then Q is unaffected.

t indicates the value of the internal timer.



Exclusive pulse 4.4.4.3

Exclusive pulse

= t:

:			
ł	XPu	se	
	ln TV	Q	- :
	TV.	t	F . :
1		111	

[_xpulse]

binary format Inputs: > In: Activate = TV: Timer Value: integer format Outputs: – Q Output binary format integer format actual value

Extended pulse timer, generates a pulse of duration TV when it detects a rising edge on the input.

t indicates the value of the internal timer.



4.4.4.4 Off delay

[_offdel]

Inputs: > In: Activate binary format = TV: Timer Value: integer format

Outputs: – Q	Output	binary format
= t:	actual value	integer format

Off-delay timer.

When In goes high, Q is immediately set high.

Q is set low at TV timer units after In was set low.

If In goes high-low-high for a period smaller than TV, then Q is unaffected.

t indicates the value of the internal timer.



4.4.4.5 On/off delay

On/off delay



[_onoffd2]

Inputs:	> In:	Activate	binary format
	= T0:	Timer Value 0	integer format
	= T1:	Timer Value 1	integer format
Outputs	s:-Q	Output	binary format
	– D	Delay active/inactive	binary format

On-off-delay timer.

Output Q is set high at T1 timer units after input In was set high.

Output Q is set low at T0 timer units after input In was set low.

Output "D" = H: delay active, Output "D" = L: delay inactive.



4.4.6 Off delay with reset

Off delay with reset



[_offdelr]

Inputs:	> In:	Activate	binary format
	– R:	Reset	binary format
	= TV:	Timer Value:	integer format
Outputs	:-Q	Output	binary format
	= t:	actual value	integer format

Off-delay timer with reset.

When In goes high, Q is immediately set high.

Q is set low at TV timer units after In was set low.

If R is high the timer is cleared and Q is low.

If In goes high-low-high for a period smaller than TV, then Q is unaffected.

t indicates the value of the internal timer.



Pulse

Pulse In Q

t

ln TV

4.4.4.7

Pul	se		
[_pulse]			
Inputs:	> In: = TV:	Activate Timer Value:	binary format integer format
Outputs	:- Q = t:	Output actual value	binary format integer format
Pulse tir	ner, ger	nerates a pulse	of duration TV when it detec

Pulse timer, generates a pulse of duration TV when it detects a rising edge on the input.

If the input goes low before time TV, the pulse will be truncated.

t indicates the value of the internal timer.



4.4.4.8 Chronometer

Chronometer	Chrono En t Clr
Inputs: – En: Enable – Clr: Clear :	binary format binary format
Outputs:= t: actual value	integer format
Calculates time intervals. The	Clr input resets the timer. The En input

Calculates time intervals. The Clr input resets the timer. The En input starts the timer when high and stops it when low. The timer value is output at t.

4.4.4.9 Time (Hardware clock)

Time	Time HMS – Day –
[_time]	

Outputs: = HMS:	Hours, Minutes, Seconds:	integer fornat
= Day:	Day and Date	integer format

Reads the contents of the internal hardware clock into 2 integer outputs.

The outputs are set as follows:

]	HMS	Da	ıy
Content	Digit nb.	Content	Digit nb.
0	9-6	0	9
Hours	5-4	Week	8-7
Minutes	3-2	Week Day	6
Seconds	1-0	Year	5-4
		Month	3-2
		Day	1-0

See also the description of the PCD's RTIME instruction.

4.4.4.10 Start delay



÷	÷	ł	ł	ł	ł	ł	ł	÷	ł	ł
S	t	aı	rt	C	le	١	a	v	٦	ļ
	-							'n.		
							_	9		
	S	Sta	Sta	Start	Start o	Start de	Start del	Start dela	Start delay Q	Start delay Q

[_stdel]

Output: – Q: Ready for start PCD program: binary format

Start-delay timer.

Q is set low from the PCD's start up until the delay time is reached. Then it is kept high.

PCD O	Start	up	 			 	
~			<	Delav	>		

Adjust: S	Start delay
<u>D</u> efault All <u>S</u> end all	OK Info
Start delay [sec] > 2.0	

4.4.5 Blinker

4.4.5.1

[sfupblin]

Blink

En Q TV

Blink delay T

Blink delay T

[_blink1]

Inputs:	– En:	Enable	binary format
	= TV:	Time Value	integer format
Output:	- 0:	Blinker output	binary format

Blinks output Q with period TV while enable input En is high.

When En is low, Q is set low.

En		
Q		
	<tv></tv>	<tv></tv>

4.4.5.2 Blink delay T0/T1



[_blink2]

:	Blink	
-	TO	
	T1	11
1.		

Inputs:	– En:	Enable	binary format
	= T0	Time Value 0	integer format
	= T1	Time Value 1	integer format
Output:	– Q:	Blinker output	binary format

Blinks output Q with period T1 in the high state and a period T0 in the low state while enable input En is high.

When En is low, Q is set low.

4.4.5.3	Sample			
	Sample			Sample En Q Tv
	[_blinksamp]			
	Inputs: – En: = Tv	Enable Time value	binary format integer format	
	Output: – Q:	Sample output	binary format	
	When the signa the high state du	l enable En is high uring one program	, Sample output Q with cycle, and output it in	n period Tv, in low state during

When En is low, Q is set low, and the timer is reset to 0.

En Q					
	<tv></tv>	>	<	Program	Cycle

the rest of the period.

4.4.6 Integer arithmetic

4.4.6.1	Add
---------	-----

Add	

[_iadd]

1	1	Г	-	1	2	ŝ	1	Г	-	1	2	ł
	_	4	•	Т			_	1	•	L		
				L			_	1		L		
		5		1			_	1		L		
							_	1		L		
							_	1		L		
							_	1		L		
							_	1		L		
								L		L		
1.1								÷		1		

Inputs/Outputs: = all \rightarrow integer format.

Adds the input values and transfers the result to the output.

Stretchable from 2 to 8 inputs.

4.4.6.2 Subtract



[_isub]

Inputs/Outputs: = all \rightarrow integer format.

Outputs The result of the upper input minus the lower.

4.4.6.3 Multiply

Multiply

[_imul]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the result of the multiplication of its two inputs.

Integer arithmetic

	Г	_	٦.		
-	t	×	t		1
	t		L	1	1
0	5		-	0	0
2	2	1	2	2	2

4.4.6.4	Divide
	Divide
	[_idiv]
	Inputs/Outputs: = all \rightarrow integer format.
	Outputs A/B is set to the integer result of input A divided by input B. The remainder (modulo) is output to A%B.
4.4.6.5	Square root
	Square root
	[_isqr]
	Inputs/Outputs: = all \rightarrow integer format.
	Outputs the integer square root of its input.
4.4.6.6	Average
	Average
	[_iaverage]
	Inputs/Outputs: = all \rightarrow integer format.
	Ouputs the average of its input values.
	Stretchable from 2 to 8 inputs.

4.4.6.7	Constant	
	Constant	????
	[_iconst]	
	Inputs/Outputs: = all \rightarrow integer format.	
	Outputs the integer constant written in the entry-field.	
4.4.6.8	Absolute	
	Absolute	????
	[_iabs]	
	Outputs the absolute value of the input.	
4.4.6.9	Bitwise and	
	Bitwise and	
	[_iand]	
	Inputs/Outputs: = all \rightarrow integer format.	
	Outputs the logical AND of the first input with the second	ond input.
4.4.6.10	Bitwise or	
	Bitwise or	_Or_
	[_ior]	

Outputs the logical OR of the first input with the second input.

4.4.6.11 Bitwise exclusive or

Bitwise exclusive or



Not

Стр

[_ixor]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the logical XOR of the first input with the second input.

4.4.6.12 Bitwise invert

Bitwise invert

[_inot]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the invertion (1's complement) of the input.

4.4.6.13 Is equal to

Is equal to

[_icmpeq]

Inputs: = all \rightarrow integer format Output: - binary format

Outputs binary high when both inputs are equal, else outputs binary low.

4.4.6.14 Is greater or equal to

Is greater or equal to



ìmr

Cmc

[_icmpge]

Inputs: = all \rightarrow integer format Output: - binary format

Outputs binary high when the upper input is greater or equal to the lower input, else outputs binary low.

4.4.6.15 Is greater than

Is greater than

[_icmpgt]

Inputs: = all \rightarrow integer format Output: - binary format

Outputs binary high when the upper input is greater than the lower input, else outputs binary low.

4.4.6.16

Is smaller or equal to

Is smaller or equal to

[_icmpse]

Inputs: = all \rightarrow integer format Output: - binary format

Outputs binary high when the upper input is less than or equal to the lower input, else outputs binary low.

4.4.6.17 Is smaller than

Is smaller than



[_icmpst]

Inputs: = all \rightarrow integer format Output: - binary format

Outputs binary high when the upper input is less than the lower input, else outputs binary low.

4.4.6.18 Is zero

Is zero

[_iiszero]

Inputs: = all \rightarrow integer format Output: - binary format

Outputs high when its integer input is zero, else output low.

4.4.6.19

Limit

Limit	

[_ilimit]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the input value In. The output value is limited between Max and Min.

Page 4	-60
--------	-----

Limit Min In Max

4.4.6.20 Maximum

Maximum

[_imax]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the largest of its input value.

Stretchable from 2 to 8 inputs.

4.4.6.21 Minimum

Minimum

[_imin]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the smallest input value.

Stretchable from 2 to 8 inputs.

4.4.6.22

Move



[_imove]

Inputs/Outputs: = all \rightarrow integer format.

Outputs its integer input, used to connect an input label directly to an output label.

1	ŝ	2	ł	ł	ł		ŝ	ŝ	1	_		1		1
÷	1	ļ	M	a	X	ł		į	_	ł٨	12	ax	ť	
1	t	L					t	t		ł.				1
4	2	2	2	2	2	2	4	4	-	Į.				2.
1	÷	÷	÷	÷	÷	÷	÷	÷	-	Ł				1
1	2	2	2	2	2	2	2	2	-	Į.				1
	÷	÷	÷	÷	÷	÷	÷	÷	÷	L				
1	1	1	1	1	1	1	1	1	2	1		1	1	1

<u> </u>			÷	22	Min	Ľ
4	MI	•• [• -	- MIII	Ŀ
15			4	-	7	1:
11	11	11	1	1	1	1:
11	11	11	1	12	1	:
11	11	11	÷	11		1 :



4.4.6.23 Move when enabled

Move when enabled

[_imovee]

Inputs:	– En:	Enable (binary format)
	= In:	Input (integer format)

Output: = Out Output (integer format)

Outputs its input when the enable line is high.

If "En" = L, the output value is zero.

4.4.6.24 Move and store

Move and store

[_imoves]

Inputs: > Sto: Store (Binary format) = In: Input (integer format)

Output: = Out: Output (integer format)

Stores its input in an internal register when Sto goes from low to high. Always outputs the contents of its internal register.

•			• • •
-	En	Out	
_	In		

Sto

In

Out

4.4.6.25 Switch



2		Sw	ite	ch]		ł	ł	ł	2		Switch	E
_	R	ef		0ι	ıt	⊢	•	÷	ł	÷	•	_	Ref Out	-
-	=	D	(30)f	F		÷	ł	÷	-	4	=0 QDf	Ľ.
1	=	1						ŝ	ļ	Ĵ,	1	Ц	-=1	11
1	10							1	Ĵ	1	1	4	=2	1
<u>.</u>	11						1	ŝ	ŝ	t	1		=3	1
•	6	-4						÷	÷	÷	1	•	-3	1
•	υ	ei						÷	ł	÷	-	-	-4	
1		2.2	2.3		2	2.2		Ĵ,	ŝ	Ĵ,	1		1=5	11
1	11	11	1	1	1	11	1	Ĵ,	Ĵ	1	1	٦	∶=6	11
1		11	1	1	t	1	1	ŝ	t	t	1		-7	11
1		: :	2		÷	: :		÷	ł	÷	:	-	10	1:
•	• •	• •	•	• •	÷	• •	•	÷	ł	÷	•	_	11	
-		2.2	2		÷.	2.2		÷	ŝ	÷	-	4	12	
2	11	11	2	1	1	1	1	Ĵ,	ļ	Ĵ,	1	4	13	1
1	11	11	1	1	ĵ,	1	1	ŝ	Ĵ	ĵ,	1	_	IA .	1
1		11	1	1	÷	1		t	t	t	1	<u> </u>	15	11
•	• •	• •	•	• •	÷	•	•	÷	ł	÷	•	•	10	•
		11	-		÷	1		ł	ŝ	÷	-	-	10	
2	1	11	1	1	1	1		ļ	ļ	Ĵ,	1		11	1
1	1	11	1	1	1	1		ŝ	Ĵ	ĵ,	1		Def	1

Inputs: = all: integer format

Outputs:= Out: integer format - QDf binary format

When the input "Ref" is equal to one of its input "=n" it transfers the corresponding input "In" to the output.

When there are no input "=n" equal to "Ref" then the input "Def" is output to "Out", and the output QDf is set high.

Stretchable from I1 to I7.

Input I0 as higher priority than I7. When more than one input "=n" equals the input "Ref", than only the input with the highest priority is transfered.

4.4.6.26 Multiplexer with binary selection



[_imux]

Mux	Mux
· -+10 Out-	+10 Out+
	
::::::::::::::::::::::::::::::::::::::	
L LU	
: +E1	::: . 3
	····-+14
	46
	·····
	····-+E0
	E J
	E4
	····+E5
	

Inputs:	= I0:	
		integer format
	= I7:	
	– E0:	
	ł	binary format
	– E7:	

Output: = Out: integer format

Outputs the state of input "In" when its corresponding enable input "En" is high.

Stretchable from 2 to 8 inputs "In".

If all enable inputs "En" are low, then 0 is output.

The enable line E0 has the highest priority and E7 has the lowest. Therefore if 2 or more enable lines are set actived at the same time, the input associated with the highest priority enable line will be output.

4.4.6.27 Multiplexer with integer selection



M	ux Out-		. ₩ -10	lux Out:	
411	Frr	1	-11	Frr	_
SIC		::::	-12		1
		· · · -	-13		-
			14		
			-15		1
		: : : .	-16		:
			-17		1
			Slo	;	1

Inputs: = I0: integer format = I7: = Slc integer format Output: = Out: integer format

– Err: binary format

Transfers the input "In" to "Out". The input "In" transfered is selected via the input "Slc" (e.g. when Slc == 0 transfers I0, when Slc == 5 transfers I5...).

Stretchable from 2 to 8 inputs "In".

When "Slc" is out of range (i.e. "Slc" < 0 or "Slc" > n), "Out" outputs 0 and "Err" is set high.

4.4.6.28

Demultiplexer with binary selection

Demux bin selection

[_idemux]

Demux E0 Q0 E1 Q1 In		Demux E0 Q0 E1 Q1 E2 Q2
		E3 Q3- E4 Q4- E5 Q5-
		E6 Q6- E7 Q7-
	1	<u>In</u>

Inputs: – E0:

binary formatE7:In: integer format

Outputs: = Q0:

integer format = Q7:

Transfers input In to an outputs Q0..Q7 when its corresponding enable input E0..E7 is high.

Stretchable from 2 to 8 inputs.

When an enable line is low, its corresponding output Q0..Q7 is set low.

4.4.6.29

Demultiplexer with integer selection

Demux int selection

[_idemux2]

De In Sic	mux Q0 Q1 Err	Demux -In Q0 -SIc Q1 Q2	
1111		Q3+	-
		··· Q4	_
		Q5	_
		Q6-	_
		Q7-	_
1111		Err-	
\cdots			

Inputs:	= In:	integer format
	= Slc:	integer format
Outputs	:= Q0	integer format
	= Q7	integer format
	– Err:	binary format

Transfers its integer input "In" to a selected output (Q0..Qn). Outputs are selected via the input "Slc". E.g. when "Slc" == 1 the input "In" is transfered to "Q1".

When not selected an output is set to 0.

Stretchable from 2 to 8 outputs.

Err goes high only when "Slc" is out of range, i.e. when "Slc" <0 or when "Slc" >n.

In Shi

????

Shl

Out

n





[_ishftr2]

Inputs: = In: Input (integer format) - Shi: Shift (binary format)

Shift right

Outputs: = Out: Output (integer format) - Q: Output (binary format)

Outputs to Out the integer input value from In shifted right by the number of bits indicated by the constant written in the edit-field.

The value of Q is set to the value of the last bit shifted out. The input Shi is the value to be shifted in to bit 31.
Rol

In

????

Out

Q

4.4.6.32Rotate left



[_irotlf2]

Inputs: = In: Input (integer format)

Outputs:= Out: Output (integer format) - Q: Output (binary format)

Outputs to Out the integer input value from In rotated left by the number of bits indicated by the constant written in the edit-field. The value of Q is set to the value of the last bit rotated.

4.4.6.33 Rotate right



ĵ,	1	
÷	÷	Ror ··
Ç,	1	In Out
2	2	0-3
Ì	t	2222
÷	÷	
1	1	

[_irotri2]

Inputs: = In: Input (integer format)

Outputs:= Out: Output (integer format) - Q: Output (binary format)

Outputs to Out the integer input value from In rotated right by the number of bits indicated by the constant written in the edit-field.

The value of Q is set to the value of the last bit rotated.

4.4.6.34 Register indirect

Register indirect

			ì	ļ	ļ	ļ	ļ	ł	ł
	-	#	ł	R	e	g	}	ł	Ì
1	1		ļ	ŝ	ŝ	ĵ,	ļ	ļ	ļ

[_iregin]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the value in register #.

E.g. if the # input is 5, then the value in register 5 is output.

4.4.6.35 T/C indirect

T/C indirect

[_itcind]

Inputs/Outputs: = all \rightarrow integer format.

Outputs the value of timer/counter #.

E.g if the # input is 5, then the value in timer/counter 5 is output.

4.4.6.36 Not connected



-NC

T/C

[_inotcn]

The "Not Connected" box, terminates unused integer outputs.

[sfupfloa]

FUPLA and KOPLA functions

4.4.7 Floating point arithmetic

4.4.7.1 Add



[_fadd2]

Inputs/Outputs: – all \rightarrow floating point format

Adds the input values and transfers the result to the output.

Stretchable from 2 to 8 inputs.

4.4.7.2 Subtract

Subtract

[_fsub]

Inputs/Outputs: – all \rightarrow floating point format

Outputs the result of the upper input minus the lower.

4.4.7.3 Multiply

Multiply

[_fmul]

Inputs/Outputs: $- all \rightarrow floating point format$

Outputs the result of the multiplication of its two inputs .

		-		_									
	_	4	÷	÷	_					_	• • •		
÷	-	÷	•		÷	÷	÷	÷	÷	_	• •		
÷	÷	L			÷	÷	÷	÷	÷	_	•		÷
÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	-	•		÷
2	2	1	1	1	1	1	2	2	2	-	•	1.1	1
2	2	1	1	1	1	1	2	2	2	_	•	1.1	1
1	1	1	1	1	1	1	1	1	1	_	•	1.1	1
1	1	1	1	1	1	1	1	1	1	_		1.1	1
1	1	1	1	1	1	1	1	1	1	1			1





4.4.7.4	Divide	
	Divide]-
	[_fdiv]	
	Inputs/Outputs: $- \text{ all} \rightarrow \text{floating point format}$	
	Outputs the result of the upper input divided by the lower	
4.4.7.5	Square root	
	Square root	
	[_fsqr]	
	Inputs/Outputs: $- all \rightarrow floating point format$	
	Outputs the square root of its input.	
4.4.7.6	Average	
	Average	
	[_faverage]	
	Inputs/Outputs: – all \rightarrow floating point format	
	Ouputs the average of its input values.	
	Stretchable from 2 to 8 inputs.	
4.4.7.7	Constant	
	Constant	
	[_fconst]	
	Outputs the floating-point constant written in the entry-field.	

4.4.7.8 Absolute



[_fabs]

Sinus

Inputs/Outputs: $- all \rightarrow floating point format$

Outputs the absolute value of the input.

4.4.7.9



-Sin-

Cns

Abs

[_fsin]

Inputs/Outputs: $- all \rightarrow$ floating point format

Outputs the sine of ist input. The input is assumed to be in radians

4.4.7.10 Cosine

Cosine

[_fcos]

Inputs/Outputs: $- all \rightarrow$ floating point format

Outputs the cosine of its input. The input is assumed to be in radians.

4.4.7.11 ARC tangent



[_fatan]

Inputs/Outputs: – all \rightarrow floating point format

Outputs the arc tangent of its input. The output is in radians.

4.4.7.12 Natural exponent

Natural exponent

-Exp-

Atan

[_fexp]

Inputs/Outputs: $- all \rightarrow$ floating point format

Outputs 'e' to the power of the input.

4.4.7.13 Natural log

Natural log

[_fln]

Inputs/Outputs: – all \rightarrow floating point format

Outputs the natural logarithm of the input.

4.4.7.14 Is equal to



÷	Ξ	Стр	
÷	-	=	L :
2	1		

[_fcmpeq]

Inputs: all \rightarrow floating point format Output: binary format

Outputs binary high when both inputs are equal, else outputs binary low

4.4.7.15 Is greater or equal to

Is greater or equal to

÷	-	Cı	m	р	E	ł	Ì
÷	:		>	=	F.	ł	ł
	- 1		÷			÷	

m

[_fcmpge]

Outputs binary high when the upper input is greater or equal to the lower input, else outputs binary low.

4.4.7.16 Is greater than



[_fcmpgt]

Inputs: all \rightarrow floating point format Output: binary format

Outputs binary high when the upper input is greater than the lower input, else outputs binary low.



4.4.7.17 Is smaller or equal to

Is smaller or equal to



Сто

[_fcmpse]

Inputs: all \rightarrow floating point format Output: binary format

Outputs binary high when the upper input is less than or equal to the lower input, else outputs binary low.

4.4.7.18 Is smaller than

Is smaller than

[_fcmpst]

Inputs: all \rightarrow floating point format Output: binary format

Outputs binary high when the upper input is less than the lower input, else outputs binary low.

4.4.7.19

Is zero

[_fiszero]

Is zero

Input: floating point format Output: binary format

Outputs high when its floating-point input is zero, else output low.

4.4.7.20	Limit	
	Limit	Limit Min In Max
	[_flimit]	

Inputs/Outputs: $- all \rightarrow floating point format$

Outputs the input value In. The output value is limited between Max and Min.

4.4.7.21 Maximum



[_fmax2]

Inputs/Outputs: $- all \rightarrow$ floating point format

Outputs the largest input value.

Stretchable from 2 to 8 inputs.

4.4.7.22 Minimum



[_fmin2]



Inputs/Outputs: – all \rightarrow floating point format

Outputs the smallest input value.

Stretchable from 2 to 8 inputs.

En Out

٠In

4.4.7.23 Move



[_fmove]

Inputs/Outputs: – all \rightarrow floating point format

Outputs its floating point input, used to connect an input label directly to an output label.

4.4.7.24 Move when enabled

Move when enabled

[_fmovee]

Inputs:	– En:	Enable (binary format)
	– In:	Input (floating point format)

Output: - Out: Output (floating point format)

Outputs its input when the enable input is high. If "En" = L, the output value is zero.

4.4.7.25 Move and store

Move and store



[_fmoves]

Inputs:	> Sto	Store (binary format)
	– In	Input (floating point format)

Output: - Out Output (floating point format)

Stores its input in an internal register when Sto goes from low to high. Always outputs the contents of its internal register.

4.4.7.26 Switch



Inputs: - all: \rightarrow floating point format

Outputs: – Out: \rightarrow floating point format – QDf: \rightarrow binary value

When the input "Ref" is equal to one of its input "=n" it transfers the corresponding input "In" to the output.

When there are no input "=n" equal to "Ref" then the input "Def" is output to "Out" and the output "QDf" is set high.

Stretchable from I1 to I7.

Input IO as higher priority than I7. When more than one input "=n" equals the input "Ref", than only the input with the highest priority is transfered.

4.4.7.27 Multiplexer with binary selection

Mux with bin selection	
[_fmux]	I



Inputs:	– I0:	
	ł	floating point format
	– I7:	
	– E0:	
	ł	binary format
	– E7:	

Output: – Out: floating point format

Transfers an input I0..I7 to the output when the corresponding enable signal E0..E1 is high.

Stretchable from 2 to 8 inputs.

If all enable inputs are low, a low is output.

The enable line E0 has the highest priority and E7 has the lowest. Therefore if one or more enable lines are activated at the same time, the input associated with the highest priority enable line will be output.

4.4.7.28 Multiplexer with integer selection



[_fmux2]

-		• •	÷	• •	• •	•	•			• • •
÷		Mux Mux						lux		
-	10		0)ut	+		_	-10	Out	-
-	-11			Err	H		-	-11	Err	<u> </u>
-	S	lc					-	12		
1		• •	-	• •			-	-13		
1			÷	11	1		-	14		111
1		2.2	÷	11	1		-	-15		
1	1	1	ŝ	11	1		-	-16		
1		1	ŝ	11	1		1	17		111
1	11	1	1	11	1		1	SIC		
1	1	1	1	11	1		1			

Inputs:	– I0:	
		floating point format
	– I7:	
	= Slc:	integer format
Outputs	:- Out:	floating point format

- Err: binay format

Transfers the input "In" to "Out". The input "In" transfered is selected via the input "Slc" (e.g. when Slc == 0 transfers I0, when Slc == 5 transfers I5...).

Stretchable from 2 to 8 inputs "In".

When "Slc" is out of range (i.e. "Slc" < 0 or "Slc" > n), "Out" outputs 0.0 and "Err" is set high.

4.4.7.29

Demultiplexer with binary selection

Demux with bin selection

[_fdemux]

Demux -E0 Q0 -E1 Q1 -In	Demux -E0 Q0 -E1 Q1 -E2 Q2
	+E3 Q3+
	-+E4 Q4+-
	+E5 Q5+
	-+E6 Q6+-
	+F7 07+
	<u></u>

Inputs: - E0:

binary format
E7:
In: floating point format

Outputs: – Q0:

├ floating point format− Q7:

Transfers input In to output Qn when the corresponding enable line En is high.

Stretchable from 2 to 8.

When an enable line E0..E7 is low, its corresponding output Q0..Q7 is set low.

4.4.7.30

Demultiplexer with integer selection

Demux with int selection

[_fdemux2]

÷	Demux]	ł	ł	Der	nux	ł
_	Ir	n.			Q	0	t	-	_	ln –		÷
-	S	h	С	1	Q	1	╀	-	-	SIC	Q1 -	4
1				I	E	rr	ł	-	÷.		Q2	÷
1				•	•	•		ł	÷.		Q3-	2
1		ļ	ļ	ļ	ļ	÷.	ļ	ļ	2		Q4-	2
1		ŝ	ļ	ŝ	ļ	Ĵ,	ļ	ļ	2		Q5+	1
1	1	ļ	ļ	ļ	ļ	1	ļ	ļ	1		06	1
1	1	Ĵ	Ĵ	ļ	Ĵ	1	ļ	Ĵ	1		07	1
1	1	ŝ	ŝ	ŝ	ŝ	ĵ,	į	t	1		Err	1
1		ŝ	ŝ	ŝ	ŝ	t	Ì	t	t.	L	<u></u> :	1

Inputs:	– In:	floating point format
	= Slc:	integer format

Transfers its integer input "In" to a selected output (Q0..Qn). Outputs are selected via the input "Slc". E.g. when "Slc" == 1 the input "In" is transfered to "Q1".

When not selected an output is set to 0.0.

Stretchable from 2 to 8 outputs.

Err goes high only when "Slc" is out of range, i.e. when "Slc" <0 or when "Slc" >n.

4.4.7.31 Not connected



NC

[_Fnotcn]

The "Not Connected" box, terminates unused floating point outputs.

4.4.8 Converters (binary-integer-floating point) [sfupconv]

4.4.8.1 Binary to integer 1-8 I/O/F

Bin to int 1-8	BinInt IO Out II II II
[_conbiti]	-13 -13 -14 -15 -16 -17
Inputs: - I0 binary format - I7	
Output: = Out integer format	

Transfers input I0..I7 to the bit 0..bit 7 of the output integer. All other bits of the output integer are cleared.Stretchable from 1 to 8 inputs.

4.4.8.2 Binary to integer 1-24 I/O/F

	BinInt BinInt
Bin to int 1-24	-+10 Out+ -+100 Out+
	403
conbitim]	
_conordini	
	· · · · · · · · · · · · · · · · · · ·
	107
	107
	······································
	100
	Tina
	· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·
	······································
	110
	· · · · · · · · · · · · · · · · · · ·
	······································
	4121

Inputs:	– I0:	
		binary format
	– I23	

Output: = Out integer format

Transfers input I0..I23 to the bit 0..bit 23 of the output integer. All other bits of the output integer are cleared.

Stretchable from 1 to 23 inputs.

For more than 24 bits please use the Fbox 'Bin to int quick'.

4.4.8.3 Binary to integer quick



11	1.1.1			
		Bii	nInt	-
	In	???	?	
-	#	???	?	

[_conbitiq]

Output: = \rightarrow integer format

Moves a sequence of bits into an integer. The first entry-field indicates the source address (I, O, F) of the binary sequence, and the second entry-field (#) indicates the number of bits to be moved.

The lowest addressed bit becomes the least significant bit in the destination integer. This is contrary to the PCA.

4.4.8.4 Binary to integer reverse quick

Bin to int reverse quick

In ???? # ????		BinIntR ·	
# ????	In	????	1
	#	????	1

[_conbitiqr]

Output: = \rightarrow integer format

Moves a sequence of bits to an integer. The first entry-field indicates the source address (I, O, F) of the binary sequence, and the second entry-field (#) indicates the number of bits to be moved.

The highest addressed bit becomes the least significant bit in the destination integer. This is the same as for the PCA.

4.4.8.5 Integer to binary 1-8 O/F

	IntBin	3in 🔡
Int to bin 1-8	·⊣In O0⊢····⊣In	00
		01
		02
		00
[_conbito]		03
		04
		05
		03
		06 - 1
		07 -
		<u> </u>
Input: = In: integer format		
Outputs – O0:		
binary format		
07.		
-0/:		

Transfers bits 0..7 of integer input In to binary outputs O0..7.

Stretchable from 1 to 8 bits.

4.4.8.6 Integer to binary 1-24 O/F

	IntBin III In	tBin
Int to bin 1-24	-+ln 00+ -+ln	000
		001
		002
		003
[_conbitom]		004
		005
		400
		007
		008
		010
		013
		014
		015
		016
		017
		018
		019
		020
		021

Input:	= In:	integer format
Outputs:	- O0	hinary format
	- 023	onnary tornnar

Transfers bits 0..23 of integer input In to binary outputs O0..23.

Stretchable from 1 to 24 bits.

For more than 24 bits please use the Fbox 'Int to bin quick'.

IntBin

Out ???? ????

#

4.4.8.7 **Integer to binary quick**

Int to bin quick

[_conbitoq]

Input: integer format $= \rightarrow$

Moves an integer value into a sequence of bits. The first entry-field indicates the destination address (O, F) of the binary sequence, and the second entry-field (#) indicates the number of bits to be moved.

The least significant bit of the incoming integer is moved to the lowest addressed bit. This is contrary to the PCA.

4.4.8.8 Integer to binary reverse quick

; ;			ļ	ļ	ļ	ļ	ļ	ļ	ļ	ļ	ļ	ļ	ļ	ļ	ļ	ļ	ł	1
2	_					Ir	nt	Β	li	n	R						ł	1
1		0	U	It		?	?	?	?								ć	1
2		#				?	?	?	?								ł	1
			÷	÷	÷	÷	÷		÷	÷		÷	÷	÷	÷			
1			÷	÷	÷	1	1	1	1	1	÷	÷	÷	÷	÷	÷	÷	1

[_conbitoqr]

Input: integer format $= \rightarrow$

Moves an integer value into a sequence of bits. The first entry-field indicates the destination address (O, F) of the binary sequence, and the second entry-field (#) indicates the number of bits to be moved.

The least significant bit of the incoming integer is moved to the highest addressed bit. This is the same as the PCA.

4.4.8.9 BCD to integer



4	BcdInt				÷	÷	÷	1	÷	÷	÷			B	C	d	h	nt	t		ł
10		0	ut	ŀ	t	t	t	t	t	t	÷	ť	10)			C)(Jt	┟	1
11					÷	÷	÷	÷	÷	÷	-	ł	ľ								÷
12					÷	÷	÷	÷	÷	÷	-	ł	12	2							÷
13					÷	÷	÷	÷	÷	÷	-	ł	13	3							ł
	• •				ŝ	ŝ	ŝ	ŝ	ŝ,	ļ,	1	ł	Į2	1							ļ
111	11	1	11	1	ĵ,	ĵ,	ļ	Ĵ,	Ĵ,	ĵ,	1	ł	ļ								ŝ
111	11	1	11	1	ĵ,	ĵ,	ĵ,	Ĵ	ĵ,	ĵ,	1	Į	IF								ŝ
:::	11	1	1	t	ŝ	ŝ	ŝ	t	t	t	1	Į	17	,							ŝ
		1	• •	÷	÷	÷	÷	÷	÷	÷	÷	L			_	_	_	_	_		÷
222	11	1		÷	÷	÷	÷	÷	ļ,	ļ,	į.	ļ	ŝ	÷	ŝ	÷	÷	ŝ	ŝ	÷	ļ

Inputs: – IO: binary format – I7:

Output: = Out: integer format

Reads a 4-bit BCD digit, and outputs it as an integer.

Stretchable, 4 or 8 inputs.

Input I0 is the least significant bit, I7 is the most significant.

4.4.8.10 BCD to integer quick

BCD to int quick

11		· · · · · · · · · · · · · · · · · · ·
		BcdInt –
11	In I	????
8	#	????

[_condigiq]

Output: = \rightarrow integer format

Reads Binary Coded Decimal (BCD) digits from Inputs, Outputs or Flags, and outputs them as an integer value.

The first operand is the address of the base address of the Inputs, Outputs or Flag, and the second operand indicates how many digits should be read.

The lowest addressed bit becomes the least significant bit of the least significant digit in the destination integer. This is contrary to the PCA.

4.4.8.11 BCD to integer reverse quick



1	2			11	1.1	1.1	1	1	1
÷	÷		B	cdl	ntl	2			H
÷	÷	In	??	??					11
÷.	2	#	??	??					
1	2								
				1.1					

[_condigiqr]

Output: = \rightarrow integer format

Help=Reads Binary Coded Decimal (BCD) digits from Inputs, Outputs or Flags, and outputs them as an integer value.

The first operand is the address of the base address of the Inputs, Outputs or Flag, and the second operand indicates how many digits should be read.

The lowest addressed bit is moved to the most significant bit of the integer output. This is the same as the PCA.

4.4.8.12 Integer to BCD



Input: = In: integer format

Outputs – O0: | binary format – O7:

Converts integer value In into a 4 or 8-bit BCD value.

Stretchable, 4 or 8 outputs.

Output O0 is the least significant bit, O7 is the most significant.

4.4.8.13 Integer to BCD quick



1			1	1	-	1			1	-	1	1	1	1	1	ļ	ļ
2		i			<u> </u>	n	tt	31	CI							2	1
÷	•	0ι	ıt		?	?	?	?								÷	
÷.	2	#			?	?	?	?								÷	
2	1	<u> </u>													-	2	1
				÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	

[_condigoq]

Input: $= \rightarrow$ integer format

Help=Moves BCD digits from an integer to a sequence of Outputs or Flags.

The first operand is the address of the base address of the Outputs or Flag, and the second operand indicates how many digits should be moved.

The lowest addressed bit becomes the least significant bit of the least significant BCD digit. This is contrary to the PCA.

4.4.8.14 Integer to BCD reverse quick

Int to BCD reverse quick	
--------------------------	--

11		
• -	{	IntBcdR
11	Out	????
22	#	????

[_condigoqr]

Input: $= \rightarrow$ integer format

Moves BCD digits from an integer to a sequence of Outputs or Flags.

The first operand is the address of the base address of the Outputs or Flag, and the second operand indicates how many digits should be moved.

The lowest integer bit becomes the highest addressed bit in the binary sequence. This is the same as the PCA.

4.4.8.15 1-bit to integer with shift

1-bit to int with shift

	•		÷	÷	÷	÷	÷	÷	÷	÷	÷
	1	-		_	_	_	_	-	٦	÷	
	-	ΙF	łi	n	Ľ	nl	Ιп	ıt	H	-	÷
۰.	÷ .	<u> </u>	_	_	-	-					÷
	•			÷	÷	÷	÷	÷			÷

[_conbintoi]

Input: $-\rightarrow$ binary format Output: \rightarrow integer format

Moves the input binary value in a specified bit of the output integer value. All other bits are set to 0.

The bit number chosen is specified by the "Bit number" variable in the adjust variable window.

	Adjust: 1-bit to int with shift						
Default All	<u>S</u> end all	<u> </u>	<u>I</u> nfo				
Bit number	0						

4.4.8.16 1-bit to integer LSB



Input:	$- \rightarrow$	binary format
Output:	$= \rightarrow$	integer format

Outputs a 0 to the integer value when the input is LOW (0), else it outputs 1 to it.

4.4.8.17 Integer to 1-bit with shift

Int to 1-bit with shift

÷	÷	÷	ł	÷	ł	ł	ł	ł	÷	ł	÷	÷
ł	-	ſ	h	nt	T	0	E	}i	n	\mathbf{r}	-	ł
Ç,	2										ŝ	Ĵ,
ł,	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷

[_conitobin]

Moves a specified bit from the input integer value in the output binary value.

The bit number chosen is specified by the "Bit number" variable in the adjust variable window.

	Adjust: Int to	1-bit with shift		
Default All	<u>S</u> end all	OK	<u>I</u> nfo	
Bit number	> 0			

4.4.8.18 Integer LSB to 1-bit



[_conibmove]

Input: $= \rightarrow$ integer formatOutput: $- \rightarrow$ binary format

Transfers LOW (0) in the binary output when its integer input is 0 (or any other even value), it transfers HIGH (1) when its integer input is 1 (or any other odd value).

4.4.8.19 Floating point format to integer format



l	1	Fp	E	nt	F.	1
÷			_		•	
÷				1.1		÷

[_confpi2]

Input: – Fp: floating point format

Outputs:= Int integer format - Err binary format

Outputs the integer representation of a floating point value.

The result is multiplied by 10 to the power of the adjustable parameter. E.g. if the input is 1234.56 and the entry field is -2, the integer result will be 12.

Err is set high if overflow occurs.

	Adjust: Float to int	
Default All Send al	<u>OK</u> <u>I</u> nfo	
Power of ten [-20+18]		

4.4.8.20 Integer format to floating point format



۰.	•			• •	
1	1	Int	En	1.	
2		Int	гр	Γ.	2.2
			Err.		
	•		<u></u>	•	
	•			• •	

[_conifp2]

Input: – Int: integer format

Outputs:=Fp floating point format - Err binary format

Outputs the floating point representation of an integer value.

The adjustable parameter is the power of 10 to which the integer value is to be raised. E.g. if the entry-field is 3 and the input is 12, then the result will be 12000.00.

Err is set high if overflow occurs.

	Adjust: Int to float	▲
Default All Send al		<u>I</u> nfo
Power of ten [-20+18]	> 0	

Notes :

4.4.9 Indirect addressing

[sfupindi]

This function family is used for the indirect addressing of individual resources and sequences of resources. The main applications are:

- repetitive functions with different addresses
- selection of parameters in large tables
- wherever flexibility is wanted in addressing

Although this function family can be used in a very universal way, it requires quite disciplined programming, as careless handling can result in addressing errors which are hard to locate. The following are the main areas for caution:

- Incorrect value at input #, especially when copying.
- Addressing errors when addresses are entered externally (process control system, terminal, BCD input). This can be prevented with a preceding "Limit" Fbox and a combined signal.
- Overlap with the dynamic address ranges.
- Timer / Counter distribution (timers become counters)
- I/O equipment.

4.4.9.1 Copy to outputs



Inputs:	= #:	address of first element (0 - 8191)
	- O0	binary format
		-
	– O7	binary format

Copy 1 to 8 variables to consecutive outputs. The address of the first element is indirectly given with the input #.

Please read the information's on the beginning of the chapter 4.4.9.

4.4.9.2 Read from inputs





Input: = # address of first element (0 - 8191) Ausgänge: -I0 binary format -I7 binary format

Read the content of 1 to 8 consecutive inputs or outputs. The address of the first element is indirectly given with the input #.

4.4.9.3 Copy to flags



Inputs:	= #	address of first element (0 - 8191)
	– F0	binary format
	– F7	binary format

Copy 1 to 8 variables to consecutive flags. The address of the first element is indirectly given with the input #.

Please read the information's on the beginning of the chapter 4.4.9.

4.4.9.4 Read from flags



Read the content of 1 to 8 consecutive flags. The address of the first element is indirectly given with the input #.

4.4.9.5 Copy to registers integer



Inputs: = # address of first element (0 - 4095) = R0 integer format |= R7 integer format

Copy 1 to 8 variables to consecutive registers. The address of the first element is indirectly given with the input #.

Please read the information's on the beginning of the chapter 4.4.9.

4.4.9.6 Read from registers integer

Read from reg. integer

[_indregi]



Input: = # address of first element (0 - 4095) Outputs: = R0 integer format |= R7 integer format

Read the content of 1 to 8 consecutive registers. The address of the first element is indirectly given with the input #.

4.4.9.7 Copy to registers float



Copy 1 to 8 variables to consecutive floating point registers. The address of the first element is indirectly given with the input #.

Please read the information's on the beginning of the chapter 4.4.9.

= R7 floating point format

4.4.9.8 Read from registers float

Read from reg. float

[_indfpi]

÷	#	R0·		#	R0-
1		1111	:::		R1 –
1	: : :	1111	:::		R2
÷					R3-
÷					R4-
1					R5-
1					R6-
1					R7
11	111	1111			

Input:	= #	address of first element (0 - 4095)
Outputs:	= R0	floating point format
	= R7	floating point format

Read the content of 1 to 8 consecutive floating-point registers. The address of the first element is indirectly given with the input #.

4.4.9.9 Copy toTimer/Counter



Inputs:	= # address of first element (0 - 1599)
	= TC0 integer format
	= TC7 integer format

Copy 1 to 8 variables to consecutive timers or counters. The address of the first element is indirectly given with the input #.

Please read the information's on the beginning of the chapter 4.4.9.

4.4.9.10 Read from Timer/Counter

Read from T/C

[_indtci]



Input: = # address of first element (0 - 1599)

Outputs: = TC0 integer format

= TC7 integer format

Read the content of 1 to 8 consecutive timers or counters. The address of the first element is indirectly given with the input #.
4.4.9.11 Timer with indirect addressing.

Tim	ler		# Q- -TV t -→En
[_indtmr]			
Inputs:	= # = TV > En	address of first timer Timer Value in 1/10 sec. Enable (start of timer)binar	integer format ry format
Outputs:	- Q = t	timer output actual timer stand	binary format integer format

Timer function with indirect address. The input # gives the address of the timer used.

4.4.9.12 Counter with indirect addressing

Counter	
---------	--

[_indcnt]

Inputs:	= # = CV > Set > Up > Dwn	address of first counter load value load with "CV" increment (+1) decrement (-1)	integer format binary format binary format binary format
Outputs:	– Q	Output (H, if C > 0)	binary format
	= Cnt	actual counter stand	integer format
	– Err	Error (overflow)	binary format

Counter function with indirect address. The input # gives the address of the used counter.

Q Cnt Err

Set Up Dwn

4.4.9.13 Read logic state from Timer/Counter

Read lo	gic state T/C	-# TCO- TC1- TC2-
[_indteli]		TC3- TC4- TC5- TC6- TC7-
Input:	= # first T/C address (0 -	1599)
Outputs:	– TC0 H/L Timer/Counter + – TC7 H/L Timer/Counter	binary format binary format

Read the logical state of 1 to 8 consecutive timers or counters. The address of the first element is indirectly given with the input #.

4.4.10 Move Data

[sfupmove]

4.4.10.1 Move-In Bit

	Mo∨Bit		MovBit
Move-In Bit	-In Out		ln Out-
	- Q 0		Q00
	Of ????		Q01
			Q02
[_movebiti]		· · · · <u>-</u>	Q03
			004
		::: <u>-</u>	-005
			000
			1407
		::: .	Q08
		: : : .	Q09
		· · · _	Q10
			Q11
		::: <u>-</u>	012
		::: <u>-</u>	013
			014
			Q15
			Of????
Inpute - I	intagar format		
inputs. – I	. Integer format		
– Ç)0: binary format (Q = Quantu	.um) (0 or 1)
-			
, C	15. hin any format		
- (1.5. Ullial y IOIIllat		
= 0	f: Offset, integer format (0 -	31)	
Output - (integer formet		

Move 1 to 24 bits in a register.

The input In is combined with the bits from inputs Q0 to Q.. (last used). The bits Q0 is moved to the location defined by the offset value Of.

The next bits used are moved in the successive locations.

All other bits are not changed. The result is copied to the output Out.

E.g. "Move-In Bit" with "Of" = 5 and inputs Q0 to Q7:

4.4.10.2 Move-Out Bit



Bits are moved out from the value of the input In. The first bit B0 is moved from the location defined by the offset value Of.

The next bits used are moved from successive locations.

The input In is unchanged and copied to the output Out.

E.g. "Move-Out Bit", "Of" = 5 and outputs Q0 to Q7:

4.4.10.3 Move-In Nibble (4 Bit binär)

	MovNible	MovNible		
Move-In Nibble	-+In Out+-	i In Out		
	Of????	-N1		
		-N2		
movenibi]		-N3		
		-N4		
		-N5		
		-N6		
		-N7		
		Of ????		

Inputs:	= In:	integer format
	= N0:	integer format (0 - 15)
	ł	
	= N7:	integer format
	= Of:	Offset, integer format (0 - 7)

Output: = Out: integer format

Move 1 to 8 nibbles in a register.

The input In is combined with the nibbles (4 bits) from inputs N0 to N.. (last used). The LS-nibble from N0 is moved to the nibble location defined by the offset value Of.

The next nibbles used are moved in the successive locations.

All other nibbles are not changed. The result is copied to the output Out.

E.g. "Move-In Nibbles" with "Of" = 3 and inputs N0 to N2:

4.4.10.4 Move-Out Nibble (4 Bit binär)

Move-Out 1	Nibble	MovNible In Out Of????	MovNible In Out- N0- N1-
[_movenibo]			N2 N3 N4 N5 N6 N7 Of????
Inputs:	= In: = Of:	integer format Offset, integer format (0 - 7)	
Outputs:	= Out: = N0: ¦	integer format integer format (0 - 15)	

Nibbles are moved out from the value of the input In. The first nibble N0 is moved from the location defined by the offset value Of.

The next nibbles used are moved from successive locations.

The input In is unchanged and copied to the output Out.

= N7: integer format

E.g. "Move-Out Nibble", "Of" = 3 and outputs N0 to N2:

4.4.10.5 Move-In Digit (4 Bit BCD)

Move-In Digit	MovDigit −In Out− −D0 Of????	MovDigit -In Out -D0 -D1
[_movedigi]		D2 D3 D4
		-D5 -D6 -D7
		-D8 -D9 Of????

Output: = Out: integer format

Move 1 to 10 digits in a register.

The input In is combined with the digit from inputs D0 to D.. (last used). The LS-digit from D0 is moved to the digit location defined by the offset value Of.

The next digits used are moved in the successive locations.

All other digits are not changed. The result is copied to the output Out.

E.g. "Move-In Digit" with "Of" = 3 and inputs D0 to D2:

					D2	D1	D0			
					х	x	х			
					\downarrow	\downarrow	\downarrow			
	0	0	0	0	х	х	х	0	0	0
Digit	9	8	7	6	5	4	3	2	1	0

Only positive values can be treated.

The max. value for digit 9 is 2

4.4.10.6 Move-Out Digit (4 Bit BCD)

	MovDigit			Mo∨Digit	
Move-Out Digit	In	Out	<u>+</u> lı	n Out	
Move-Out Digit	1	D0-	- 1	DO	
	Of ???	??	11	D1	
				D2	
movedigo]			11	D3	
			11	D4	
			11	DS	
			11	DE	
			11	D7	
			11	D8	
			11	DS	
			:: lo)f????	
			- : L ⁴		

Inputs:	= In: integer format
	= Of: Offset, integer format $(0 - 9)$
Outpute	- Out: integer format
Outputs.	– Out. Integer format
	= D0: integer format (0 - 9)
	= D9: integer format

Digits are moved out from the value of the input In. The first digit D0 is moved from the location defined by the offset value Of.

The next digits used are moved from successive locations.

The input In is unchanged and copied to the output Out.

E.g. "Move-Out Digit", "Of" = 3 and outputs D0 to D2:

Digit	9	8	7	б	5	4	3	2	1	0
	0	0	0	0	x ↓	x ↓	x	0	0	0
					× x	× x	x			
					D2	D1	D0			

Only positive values can be treated.

The max. value for digit 9 is 2

4.4.10.7 Move-In Byte (8 Bit)

Outputs:



Inputs:	= In:	integer format
	= B0:	integer format (0 - 255)
	ł	
	= B3:	integer format
	= Of:	Offset, integer format (0 - 3)

= Out: integer format

Move 1 to 4 bytes in a register.

The input In is combined with the bytes from inputs B0 to B.. (last used). The LS-byte from B0 is moved to the byte location defined by the offset value Of.

The next bytes used are moved in the successive locations.

All other bytes are not changed. The result is copied to the output Out.

E.g. "Move-In Byte" with "Of" = 1 and inputs B0 and B1:

4.4.10.8 Move-Out Byte (8 Bit)



Inputs:	= In: = Of:	integer format Offset, integer format (0 - 3)
Outputs:	= Out: = B0:	integer format integer format (0 - 255)
	= B3:	integer format (0 - 255)

Bits are moved out from the value of the input In. The first bit B0 is moved from the location defined by the offset value Of.

The next bits used are moved from successive locations.

The input In is unchanged and copied to the output Out.

E.g. "Move-Out Byte", "Of" = 1 and outputs B0 and B1:

4.4.10.9 Move-In Word (16 Bit)

Move-In	Word	MovWo - In - W0 Of????	rd Out -	MovWord In Out W0 W1 Of????
Inputs:	= In: integ = W0: integ	er format er format (0 - 65:	535)	
	= W1: integ = Of: Offse	er format et, integer format	(0 - 1)	

Outputs: = Out: integer format

Move 1 to 2 words in a register.

The input In is combined with the words (16 bits) from inputs W0 to W.. (last used). The LS-word from W0 is moved to the word location defined by the offset value Of.

The next words used are moved in the successive locations.

All other words are not changed. The result is copied to the output Out.

E.g. "Move-In Word" with "Of" = 1 and input W (0):

4.4.10.10 Move-Out Word (16 Bit)

Move-Out	Word	Mov₩o In Of????	ord Out W0	MovWord In Out- W0- W1- Of????
Inputs:	= In: inte = Of: Off	ger format set, integer forma	t (0 - 1)	
Outputs:	= Out: inte = W0: inte = W1: inte	ger format eger format (0 - 65 eger format	5535)	

Words are moved out from the value of the input In. The first word W0 is moved from the location defined by the offset value Of.

The next words used are moved from successive locations.

The input In is unchanged and copied to the output Out.

E.g. "Move-Out Word", "Of" = 1 and output W0:

[sfupdisp]

4.4.11 Displays

4.4.11.1 Display module PCA2.D12





[_dispd12]

Inputs: - En: Enable = In: Integer value

Outputs one integer value to a PCA2.D12 display module.

When the function box is enabled, the 4 least significant digits of the integer are shown on the display

The D12 is enabled with the En input. The Add input contains the base address of the D12 module. This function box assumes that Clk, D-IN and En of the D12 module are connected to outputs Add+0, Add+1 and Add+2 respectively.

The display remains unchanged if the function box is not enabled.

A decimal point can be adjusted manually inside the function box. In order to do so the user must double click on the function box when he is in selection mode. This parameter will be effective only after a recompilation of the program.

		Adjust: D12 Module	
-	Default All Send all	<u> </u>	
	Decimal point position	No point	
-		No point	
T	D12	Third digit	
	— — En	Second digit	
	> +ln	First digit	
	Add 2222		

4.4.11.2 Display module PCA2.D14



[_dispd14]

	D14
+En 👘	
-Upr	
Lwr	
Add	????

Inputs: – En: Enable = Upr: Upper display - Integer value = Lwr: Lower display - Integer value

Outputs two integer values to a PCA2.D14 display module.

When the function box is enabled, the 6 least significant digits of the Upr integer are shown in the upper display, and the 6 least significant digits of the Lwr integer are shown in the lower display.

The D14 is enabled with the En input. The Add input contains the base address of the D14 module. This function box assumes that Clk, D-IN and En of the D14 module are connected to outputs Add+0, Add+1 and Add+2 respectively.

The display remains unchanged if the function box is not enabled.

4.4.11.3 Display module PCD2.F510 for numeric displays



Input: – Enable

Outputs to the PCD2.F5 display module in numeric format. PCD2.F5 can display up to 6 digits (-99999..999999).

It can also display predefined numeric expressions. The display format is selected in the adjust window. If input Enable is Low, the last defined format is valid. The default format is "6 Digits"

- 6							
	_			Adjust: PCD	2.F510		
-		<u>D</u> efault All	<u>S</u> end all		<u>0</u> K	<u>I</u> nfo	
)isplay mode	e	> 6 Digits	±		
-l				6 Digits			
_				Hlp nn			
				Err riri			
_			En	2 Digits			
		_		2 Digits Clock			
				CIOCIC			
		-					

The different selection modes are:

Selection: what is displayed:

- 6 Digits 6 digits from Val. If Val is not between -99999 and 999999 the display is cleared.
- Hlp nn 'HLP' with 2 digits from Val
- Err nn 'Err' with 2 digits from Val.
- If val is not between 0-99 the display is cleared.
- Leading 0 6 digits with leading zero
- 2 Digits 2 digits mode.
 - If val is not between 0-99 the display is cleared.
- Clock Display the Val using a clock format.

4.4.11.4 Display module PCD2.F510 for text displays



[_disppcd24]

Input: – Enable

Outputs to the PCD2.F5 display module in text format.

It can also display predefined texts. The display format is selected in the adjust window. If input Enable is Low, the last defined format is valid. The default format is "=SAIA=".

	Adjust: I	D2.F510 Text
_	Default All	<u>O</u> K <u>I</u> nfo
	Display mode > =	A= 生
-	=	A=
		12=
H		
		k

The different selection modes are:

Selection: what is displayed:

- =SAIA= '=SAIA='
- =PCd2= 'PCd2='
- HELP 'HELP'
- Error'
- Blank The display will be cleared.

[sfupgraf]

4.4.12 GRAFTEC functions

4.4.12.1 Load timer



1	1		2	2	2	2	2	2	2	2	2	2	1	1
÷	-	ŀl	_0) 8	10	ľ	Т	ir	n	e	r		÷	÷
ł	ł	?	?	?	?								ł	ł
÷	÷		÷	÷	÷	÷	÷	÷	÷	÷	÷		÷	÷
					÷	÷	÷	÷	÷	÷	÷	÷	÷	

[_grafldt]

Input: = Load value: register or constant (integer format)

Fbox for loading and activating (starting) a timer in a step.

The entry field should be completed either with a symbol name or the absolute timer address. (Symbol names are preferable, as symbol management is carried out automatically).

The value to be loaded should be entered at the numeric input.

4.4.12.2 Load timer conditional

Load timer conditional

1	
÷	Load Timer
Η	Cnd
Η	Val
•	????
	0000

[_grafcldt]

Inputs: - Cnd: Condition H/L, (binary format) = Val: Load value: register or constant (integer format)

Fbox for conditional loading and activating (starting) a timer in a step.

The entry field should be completed either with a symbol name or the absolute timer address. (Symbol names are preferable, as symbol management is carried out automatically).

The value to be loaded should be entered at the numeric input.

Loading only takes place when the condition on the binary input "Cnd" is met.

4.4.12.3 Load counter

Load counter		_0: ??	ad ??	C	;0	u	nt	e	r]
		• •		1	÷	•		÷	
	and the second	2.2	1.1	1	1	1		1	

[_grafldc]

Input: = Load value: register or constant (integer format)

Fbox for loading a counter in a step.

The entry field should be completed either with a symbol name or the absolute counter address. (Symbol names are preferable, as symbol management is carried out automatically).

The value to be loaded should be entered at the numeric input.

For ONLINE viewing of counter content, the symbol name or absolute counter address should be entered in an entry field on the left-hand margin of the FUPLA screen. In ONLINE operation, it is possible to insert an online probe (online box) at this entry field.

4.4.12.4 Load counter conditional

Load counter conditional



[_grafcldc]

Inputs: - Cnd: Condition H/L, (binary format) = Val Load value: register or constant (integer format)

Fbox for conditional loading a counter in a step.

The entry field should be completed either with a symbol name or the absolute counter address. (Symbol names are preferable, as symbol management is carried out automatically).

The value to be loaded should be entered at the numeric input. Loading only takes place when the condition on the binary input "Cnd" is met.

4.4.12.5 Increment counter

Increment counter

1		1	÷	1	1	1	÷	1	1	1	1	1	1
1	· ·	1	1		1	1	1	1	1	1	_	2	2
-	· I	n	C	(20)(JI	nt	e	r	┟	-	÷
2	?	?	?	?							1	÷	÷
1		_	_	_	_	_	_	_	_	_	1	1	1
1		1	1	1	1	1	1	1	1	1	1	1	1

[_grafincc]

Input: – Condition for increment H/L (binary format)

Output: – logical state of the counter H/L (binary format)

Fbox for incrementing a counter (+1), normally in a step.

The counter must first have been loaded using the function "Load Counter".

The corresponding name or counter address from the "Load Counter" instruction should be indicated in the entry field.

Incrementating only takes place when the input condition is met.

4.4.12.6 Decrement counter

Decrement counter

1	1	2	t	t	t	t	t	t	t	t	t	t	t	ć
2		_				-						÷	÷	÷
_	ŀ	D	e	C	: 1	C	0	U	n	te	r	ŀ	1	t
2	IF	2	?	?	?							1	2	ŝ
۰.	Ľ	_	-	_	-	_	_	_	_	_	_	1	÷	÷
۰.	•	•	÷	÷	÷	÷		÷	÷	÷			÷	÷
۰.		•	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷

[_grafdecc]

Input: - Condition for decrement H/L (binary format) Output: - logical state of the counter H/L (binary format)

Fbox for decrementing a counter (-1), normally in one step.

The counter must first have been loaded using the function "Load Counter".

The corresponding name or counter address from the "Load Counter" instruction should be indicated in the entry field.

Decrementing only takes place when the input condition is met.

4.4.12.7 Timer is zero



1		1	÷	1	t	1	1	t	t	1	÷	÷	t
2	_										-	2	ŝ
			Ti	iп	n	eı	r=	:0			ŀ	-	÷
1	0	2	2	9				_			1	1	1
2	Ŀ	-	-	-							1	2	2
		÷	÷	÷	÷	÷	÷	÷	÷	÷		÷	÷

[_graftisl]

Output: – H if timer is 0. (binary format)

Fbox for querying the logical state of a timer in a TRANSITION. The function is true if the timer has reached zero. If this FBox stands alone in a TRANSITION, the next step switches in after the timer has reached zero.

This function is linkable, preferably with Kontaktplan symbols.

The corresponding name or timer address from the "Load Timer" instruction should be indicated in the entry field.

For ONLINE viewing of timer content, the symbol name or absolute timer address should be entered in an entry field on the left-hand margin of the FUPLA screen. In ONLINE operation, it is possible to insert an online probe (online box) at this entry field.

4.4.12.8 Counter is zero



۰.	• •	÷	÷	÷	÷	÷	÷	ł	÷	÷	÷	÷	÷
1		1	1	1	1	1	1	1	1	1	2	2	2
÷		С	o	u	n	te	er	=	0		$\left \right $	-	÷
2	2	?	?	?							1	2	2
÷	Ŀ	•	•	•	_	_	_	_	_	_	1	÷	÷

[_grafcisl]

Output: – H if timer is 0. (binary format)

Fbox for querying the logical state of a counter in a TRANSITION. The function is true if the counter has reached zero.

This function is linkable, preferably with Kontaktplan symbols.

The corresponding name or counter address from the "Load Timer" instruction should be indicated in the entry field.

4.4.12.9 End of transition

End of transition



[_grafetrsv]

Input: – binary format

This fbox is used in a transition. When its input is high it indicates that the transition is completed else it is not.

4.4.12.10 Wait Time



1		1	ŝ	ŝ	ŝ	Ĵ,	1	ŝ	1	1	1	1	ļ
1						Ŧ		_	_		٦	ł	ł
Л	<u> </u>	Υ	"	31	τ	1	П	Π	е		Ē		1
•	?	?	?	?							L	÷	
•		-	-	-	-	-	-	-	-	-	-	1	1
1		0	0	0	0	0	1	0	1	0	0	0	1

[_grafwait]

Input: = Time value: register or constant (integer format) Output: - H if timer is 0. (binary format)

Compact Fbox to program a wait pause in a TRANSITION. The first time the TRANSITION is executed, the timer is started with the value at the input. The output is true if the timer has reached zero.

4.4.12.11 Waite Pulse

Waite Pulse	
-------------	--

1		1	ļ	ŝ	ļ	ŝ	ļ	ļ	ļ	ŝ	ļ,	Ì,	ļ	ŝ
ł		١	W	'a	i	t	Ρ	u	ls	56	;	\mathbf{r}	ł	÷
-	-	D)e	c									ł	ł
:	┨	N	lb										ł	ż
1		?	?	?	?								ì	ż
1		÷.	Ĵ	t	t	t	t	t	t	t	t	1	ì	ŝ

[_grafwpls]

Input: - Dec: Decrement (binary format) = Nb: Load value: register or constant (integer format)

Output: - H if counter is 0. (binary format)

Compact Fbox to program a pause waiting pulses in a TRANSITION. The first time the TRANSITION is exectuted, the counter is started with the value at the input. Each pulse at the input Dec will decrement the counter by one. The output is true if the counter has reached zero.

[sfupspec]

4.4.13 Special functions

4.4.13.1 Watch dog



 Г	-	•	v	V	at	tr	· •h	d	n		•	•	-	1
A	d	d	1	?	?	?	?	_						
	ł	ł	÷	ł	ł	ł	ł	ł	ł	ł	ł	ł	÷	

[_watchdog]

When this function box is called at a frequency \geq 5Hz it keeps the watchdog circuit active.

The element address "Add" is normally 255. (See hardware manuals PCD2, PCD4, PCD6).

4.4.13.2 Watch dog with enable

Watch dog enable

		-	•	Ŷ	· Ya	at	tc	:h	d	0	g	•	-	-	1
-	E	n			0	0	0	0			_				
:	A	d	đ		ĩ	1	ĩ	ĩ	_	_	_	_	_	_	
1		1	1	1	1	1	1	1	1	1	1	1	1	1	1

[_watchdoge]

Input: – En Enable (binary format)

When this function box is called with its entry En (enable) at a frequency \geq 5Hz it keeps the watchdog circuit active.

The element address "Add" is normally 255. (See hardware manuals PCD2, PCD4, PCD6).

Notes :

4.4.14 Analog modules

[sfupanlg]

4.4.14.1 Analog Input module PCD2.W1 (12 bit)



This function box outputs the A/D conversion of the PCD2.W1 analogic input card.

Each time this function box is executed one input channel is converted. When the conversion of a channel is not ready this function box outputs its last valid conversion. If a channel has never been converted since the system initialisation, it will output 0.

One function box PCD2.W1 must be used for each PCD2.W1 card used.

The parameter Add is the base address of the card. E.g.: O 16. Output 240 must never be used for analogic module.

4.4.14.2 Analog Input module PCD2.W2 (8 Bit)



This function box outputs the A/D conversion of the PCD2.W2 analogic input card.

Each time this function box is executed one input channel is converted. When the conversion of a channel is not ready this function box outputs its last valid conversion. If a channel has never been converted since the system initialisation, it will output 0.

One function box PCD2.W2 must be used for each PCD2.W2 card used.

The parameter Add is the base address of the card. E.g.: O 16. Output 240 must never be used for analogic module.

4.4.14.3 Analog Output module PCD2.W4 (8 Bit)



Outputs:= 00| Integer values = 03

This function box transfers its (1 to 4) inputs to the outputs of a PCD2.W4 D/A converter module.

One function box PCD2.W4 must be used for each PCD2.W4 card used.

The parameter Add is the base address of the card. E.g.: O 16. Output 240 must never be used for analogic module.

4.4.14.4 Analog Input/Output module PCD2.W5 (12 Bit)

PCD2.W5			-00 -01 Add [CD2.W5 i0- i1-
[_anad2w5]			L	
Inputs:	= i0 = i1	integer value integer value		
Outputs:	= o0 = o1	integer value integer value		

This function box outputs the A/D conversion of the input channels of the PCD2.W5 analogic card, and transfers its inputs to the D/A outputs of the same module. It has 2 inputs which are related to output o0 and o1 of the PCD2.W5, and it has 2 outputs which are associated to input i0 and i1 of the PCD.W5.

Each time this function box is executed one input channel is converted. When the conversion of an input channel is not ready its last valid conversion is output. If a channel has never been converted since the system initialisation, it will output 0.

One function box PCD2.W5 must be used for each PCD2.W5 card used.

The parameter Add is the base address of the card. E.g.: O 16. Output 240 must never be used for analogic module (conflict with the watchdog).

4.4.14.5

Analog Input/Output module PCD4.W1 (12 Bit)



This function box outputs the A/D conversion of the input channels of the PCD4.W1 analogic card, and transfers its inputs to the D/A outputs of the same module. It has 2 inputs o12 and o13 which are related to output 12 and 13 of the PCD4.W1, and it has up to 4 outputs labeled i0 to i3 which are associated to input 0 to 3 of the PCD4.W1.

Each time this function box is executed one input channel is converted. When the conversion of an input channel is not ready its last valid conversion is output. If a channel has never been converted since the system initialisation, it will output 0.

One function box PCD4.W1 must be used for each PCD4.W1 card used.

The parameter Add is the base address of the card. E.g.: O 16. Output 240 and output 496 must never be used for analogic module.

4.4.14.6 Analog Input module PCD4.W3 (12 Bit + Sign)





This function box outputs the A/D conversion of the input channels of a PCID4.W3 analogic card. It has up to 8 outputs labeled i0 to i7 which are associated to input 0 to 7 of a PCD4.W3 analogic input card.

Each time this function box is executed one input channel is converted. When the conversion of an input channel is not ready its last valid conversion is output. If a channel has never been converted since the system initialisation, it will output 0.

One function box PCD4.W3 must be used for each PCD4.W3 card used.

The parameter Add is the base address of the card. E.g.: O 16. Output 240 and output 496 must never be used for analogic module.

4.4.14.7 Analog Output module PCD4.W4 (8 Bit)



Integer values = o7

This function box transfers its 1 to 8 inputs to the outputs of a PCD4.W4 D/A converter module.

One function box PCD4.W4 must be used for each PCD4.W4 card used. The parameter Add is the base address of the card. E.g.: O 16. Output 240 and Output 496 ust never be used for analogic module.

4.4.14.8 Analog Input / Output module PCD6.W1 (12 Bit)



```
Inputs: = i0

\downarrow Integer values

= i7
```

This function box outputs the A/D conversion of the input channels of a PCD6.W1 analogic card, and transfers its inputs to the D/A outputs of the same module. It has 4 inputs o12 to o15 which are related to output 12 to 15 of the PCD6.W1, and it has up to 8 outputs labeled i0 to i7 which are associated to input 0 to 7 of the PCD6.W1.

Each time this function box is executed one input channel is converted. When the conversion of an input channel is not ready its last valid conversion is output. If a channel has never been converted since the system initialisation, it will output 0.

One function box PCD6.W1 must be used for each PCD6.W1 card used.

The parameter Add is the base address of the card. E.g.: O 16. The last address available of each rack must never be used for analogic module card, i.e.: rack base address + 240.

4.4.14.9 Analog Input module PCD6.W3 (12 Bit + Siggn)

	PCD6.W3 PCD	6.W3
PCD6.W3	· i0+	i0i
I CD OTTO	Add ????	10
		10
		10
[2]		10
[_anad6w3]		i0-
		10
		10
		:0
		10
		i0
		iU
		:0
		10
		i1
		111
		i1!
	Add ???	Y

Inputs: =i00 \downarrow Integer values =i15

This function box outputs the A/D conversion of the input channels of a PCD6.W3 analogic card. It has up to 16 outputs labeled i0 to i15 which are associated to input 0 to 15 of a PCD6.W3 analogic input card.

Each time this function box is executed one input channel is converted. When the conversion of an input channel is not ready its last valid conversion is output. If a channel has never been converted since the system initialisation, it will output 0.

One function box PCD6.W3 must be used for each PCD6.W3 card used.

The parameter Add is the base address of the card. E.g.: O 16. The last address available of each rack must never be used for analogic module card, i.e.: rack base address + 240.

4.4.14.10 Analog Output module PCD6.W4 (8 Bit)

PCD6.W4	PCD6.W4 PCD6.W4
	002
anad6w41	
	005
	- 008
	-011

Outputs: = 000 | Integer values = 015

This function box transfers its 1 to 16 inputs to the outputs of a PCD6.W4 D/A converter module.

One function box PCD6.W4 must be used for each PCD6.W4 card used.

The parameter Add is the base address of the card. E.g.: O 16. The last address available of each rack must never be used for analogic module card, i.e.: rack base address + 240.
[sfupregu]

4.4.15 Regulation (PID control)

4.4.15.1 PID FBox



Inputs:	W:	Set Point	integer format
	X:	Actual Value	integer format
	YS:	Cold Start Set Point	integer format
	CS:	Cold Start Signal	binary format
Output:	Y:	Manipulated Value	integer format

The following description is based on the assumption that the reader has a good knowledge of control engineering. The PID-instruction of the PCD is explained in the manual "PCD Series Reference Guide".

Cold start and manual mode:

YS ist the set point which is used from the system program as cold start value for Y. If the CS signal is dynamised then the regulation will continue after a cold start. If CS is high for a longer time, YS is transmitted to Y on each sampling signal. The regulation is out of use and may be continued in manual mode.

The following 6 parameters can be defined in the adjust window:

Sampling rate:

Defines the sampling rate at which the PID will take its sample. The units of time used in the variable is the same as the one which was defined for the timers. See also instruction DEFTB.

Proportional Factor P:

The factor P determine the proportional (amplification) characteristic of the regulator. When calculating, only the lower 16 bits are used (0..65535). The proportional factor is determined as follows:

Fp = (1/Xp)*256with Xp: Proportional band. Integral Factor Fi:

This factor determines the integral characteristic of the regulator. When calculating, only the 16 lower bits are used (0..65535). The Integral factor is determined as follow:

Fi = (T0/Ti) * 256 with T0: sampling time of the PID instruction Ti: integral time.

Derivative Factor Fd:

This factor determines the derivative characteristic of the regulator. When calculating, only the 16 lower bits are used (0..65535). The Derivative factor is determined as follow:

Fd= (Td/T0) * 256 with T0: sampling time of the PID instruction Td: derivative time.

Dead Range Dr:

The dead range defines the range in which the variations of the controlled variable may occur without causing a modification of the Manipulated variable MV.

Cold Start Ys:

This value is used as starting value for Yn by the system program. As soon as the user program writes a value other than 0 to the cold start register, a cold start calculation is made and Yn is set with Ys, and the other internal values are Note: In order to achieve a smooth transition, Ys may be set equal to the currently used controlled variable.

Bit resolution:

The maximum of all manipulated variables are determined by the resolution.

8 bits: 0..255; 12 bits: 0..4095; 16 bits: 0..65,535

The resolution is mostly defined by the analog module used for the Result variable output.

Adjust window:

	Adjust: PID FBox							
<u>D</u> efault All <u>S</u> end all		OK	<u>I</u> nfo					
Sampling rate [sec]	>	1.0						
Factor P	>	256						
Factor I	>	0						
Factor D	>	0						
Dead Range	>	0						
Bit Resolution	>	8 bits 👲 >						

4.4.16 User-defined functions

A comfortable tool to program own functions is not yet available for this version.

To edit often used program parts it is recommended to program such parts as PB or FB in FUPLA or IL and call them conditionally or unconditionally from the FUPLA.

4.4.16.1 Call PB



[_call_pb]

		-	•		24	al	•	·	Ē	}	•	•	-	1
-	E #	n		?	?	?	?							
		Ì	ł	Ì	Ì	Ì	Ì	1	ł	ł	ł	1	1	

Inputs: – En: Enable binary format # PB address integer format

Calls the PB number # (0 - 299) when the input En is HIGH.

4.4.16.2 Call FB



	Call EB	
_	oun r D	
Έn		
#	2222	

[_call_fb]

Inputs: – En: Enable binary format # FB address integer format

Calls the FB number # (0 - 999) when the input En is HIGH.

© SAIA AG







Calls the SB number # (0 - 31) when the input En is HIGH.

User#1

En

4.4.16.4 User block 1



[_user_1]

Input: – En: Enable binary format

Provides a way to include user code. When the binary input En (Enable) is actived the user code is executed. The user code must be put in the include file "user_1.h".

This solution does not provide a clean way of passing parameters from the FUPLA program to the user code, however future versions will. We strongly suggest not to use this scheme too intensively, future version will probably not support it.

4.4.16.5 User block 2



1		
ł	User#2	
-	En	

[_user_2]

Input: – En: Enable binary format

Provides a way to include user code. When the binary input En (Enable) is actived the user code is executed. The user code must be put in the include file "user_2.h".

This solution does not provide a clean way of passing parameters from the FUPLA program to the user code, however future versions will. We strongly suggest not to use this scheme too intensively, future version will probably not support it.

4.4.16.6 User block 3



	• •	ł	ł	ł	ł	÷	ł	ł
-	U	Jg	6	:r	#	3	1	ł
-	E	n						ł
•		ł	ł	ł	ł	÷		ł

[_user_3]

Input: – En: Enable binary format

Provides a way to include user code. When the binary input En (Enable) is actived the user code is executed. The user code must be put in the include file "user_3.h".

This solution does not provide a clean way of passing parameters from the FUPLA program to the user code, however future versions will. We strongly suggest not to use this scheme too intensively, future version will probably not support it.

4.4.16.7 User block 4



		1.1	1
1	llcer#A		ļ
\mathbf{r}	-		
	En	1	l

[_user_4]

Input: – En: Enable binary format

Provides a way to include user code. When the binary input En (Enable) is actived the user code is executed. The user code must be put in the include file "user_4.h".

This solution does not provide a clean way of passing parameters from the FUPLA program to the user code, however future versions will. We strongly suggest not to use this scheme too intensively, future version will probably not support it.

User#5

En

4.4.16.8 User block 5



[_user_5]

Input: – En: Enable binary format

Provides a way to include user code. When the binary input En (Enable) is actived the user code is executed. The user code must be put in the include file "user_5.h".

This solution does not provide a clean way of passing parameters from the FUPLA program to the user code, however future versions will. We strongly suggest not to use this scheme too intensively, future version will probably not support it.

Notes :

4.4.17 Serial communications (mode "D")

[sfupcomm]

4.4.17.1 Interface parameter assignment for a serial interface

Interface parameters



[_comsasi]

Initialization of serial communications: SASI

On PCD start-up, a serial interface is assigned with the defined communications mode. Each interface utilized in a PCD must be assigned with this function (a separate SASI function for each channel). After switching off and on again, or after a restart cold, the channels are assigned as soon as the PCD is switched into RUN, i.e. as soon as the restart cold routine XOB 16 has been executed.

Parameters:

Text number: Each SASI function uses a text (no. 0...3999). Care should be taken that the text has not already been used somewhere else in the program, or in any of the modules which are linked.

Channel: Serial interface number 0...3. For the PCD2, PCD4 and PCD6.M540, channel 0 is the programming unit interface (PGU). If it is assigned with SASI, this interface no longer functions for programming.

Mode:

Mode "None" allows assignment to be disabled, without losing the function parameters.

Mode "Text" is used to execute assignment in mode C. The texts and the user program in which these texts are used must be created with the PG3 Programming Utilities. Modes "Master" or "Slave" are not significant. Assignment always takes place in mode MC0.

Modes D, SBUS 0 and SBUS 1 provide important advantages when used with FUPLA, because of the "Communications" family's functions for transmitting and receiving boolean and integer values.

With mode D (point-to-point) one station must always be assigned as master (client) and the other as a slave (server). All transmit and receive functions must be programmed at the master station.

In S-Bus mode (multi-point connection) only one station can be assigned as master. All others are slave stations. If the master is a control system, it takes on the role of master. All other stations are slave stations here too. The transmit and receive functions cannot be used by the slave stations. For further information on communications modes, consult the PCD user manuals.

Baud rate:

This must be the same for all stations on the bus. The baud rate is to be selected in accordance with the quality of the bus and the potential outputs of the apparatus connected (PCD driver, repeater, modem, cable, etc.).

Number of bits, parity and stop-bit: These settings must be the same for all stations connected. In SBUS mode these parameters are not used.

Diagnostic flag and diagnostic register: See PCD user manuals.

The SASI online parameter ("OK" or "Error") displays whether the SASI function was executed correctly when the PCD was switched on. If there is an error, communication is not possible on this channel.

The following are potential sources of error:

- the firmware does not support the mode selected (especially SBUS)
- the CPU does not have access to this channel
- the CPU cannot process the (high) baud rate (mainly 38,400 bps)
- the channel has been assigned more than once (e.g. by a linked program)
- syntax error in the assignment text. This error should not arise with the present software package, unless the SASI text has been modified manually (e.g. using the debugger).

Debug:

The debug function allows the correct operation of communications to be monitored in the master station. If communications are running, there is a cyclical display of stations, media addressed in sequence, and diagnostic data. To obtain better control of diagnostic data and analyse a connection problem, communications can be interrupted with an initial click on the "Step" button. Each subsequent click triggers the next communications instruction (transmit or receive). With the "Run" button, communications can be made to continue normally. The information items "Station", "Media" and "Address" permit identification of the current transmit or receive function.

-	Adjus	st: I	nterface para	amete	rs	•		
Default All	<u>S</u> end all			OK	<u>I</u> nfo		Channel 1	Ŧ
Text number		5	0			+	Channel 0 Channel 4	
Channel		Ś	Channel 1	+			Channel 2	
Communications	s mode	5	S-BUS 1	÷			Channel 3	
Communications	s mode	5	Slave	ŧ			L	
Transmission sp	ieed	5	9600 bps	ŧ				_
Number of bits		5	7 bits	±			S-BUS 1	<u>±</u>
Parity		5	Even	±			Text	
Stop-bit		5	1 stop-bit	±			Mode D S-BUS 0	
SASI	*****	ت ا		Loosed			S-BUS 1	
Receive buffer							Gateway 0	2
Receive buffer							Gateway 1	
Diagnosis								
Transmit buffer								
Transmit buffer							Slave	±
Diagnosis							Slave Master	
Text output								
Not executed								
Debug, station							9600 bps	Ŧ
Debug, media							110 bps	
Debug, address							600 bps	
Debug							1200 bps 2400 bps	
Debug			Run				4800 bps	
Debug			Step				9600 bps 19.2 kbps	
[Diagnostic]-							38.4 kbps	
Diagnostic regist	ter		Clear					
0 Overrun								
1 Parity							7 bits	±
2 Framing							7 bits 8 bits	
3 Break								
4 BCC/CRC								
6 Transmission							Even	ŧ
7 Overflow							Even	
8 Length							Odd None	
9 Format								
10 Address								
12 Range							1 stop-bit	<u>+</u>
13 Value							1 stop-bit	
15 Program							2 stop-bits	
16 Retry count							L	

Continue of the adjust window on the next page.

16 Retry count	
18 Transmission	
20 Response	
21 Response	
22 Multiple NAK	
23 Tx Buffer/TS Delay	
24 Enquiry	
25 Format	
28 Range	
30 Receive	
31 Program	
L	

4.4.17.2

Interface parameters external





[_comsase]

If two or more FUPLA files in a project access the same serial interface, one (main) file must be used to execute "normal" assignment with the "Interface parameters" FBox. The other file(s) should then include the FBox shown here: "Interface parameters external", and set the same parameters as in the main file.

🗖 Adjus	Adjust: Interf. param. external							
Default All Send all		OK		<u>I</u> nfo				
Channel	>	Channel 1 👤						
Communications mode	>	S-BUS 1 👤						
Communications mode	>	Master 👤						
		•						

4.4.17.3 Receive 1-20 Inputs/Outputs/Flags

Receive	1-20 I/O/F	
[_comrxb]		
Input:	– Enable	binary format
Outputs:	– Bit values	binary format

If the Enable input = H (binary connection to the left of the function box), the data (boolean elements = inputs, outputs or flags) is transferred from the partner station to boolean elements in this station. The elements in this station are defined by the connections on the right-hand side of the function box.

The function can be extended from 1 up to 20 receive elements.

Additional settings, such as channel number, type of source element, etc., are made in the appropriate setting window.

🚍 Adj	ust: Receive 1-20 I/O/F
Default All Send all	OK Info
Error	
Initialization	> No 👤
Channel	> Channel 1 🛨
Source station	
Source element	> Input 🛨
Source address	
Instruction	
Instruction	Execute
14	

Receive 1-20 I/O/F (detailed description)

This function can only be executed on a master PCD, which has been assigned with the SASI function in D or SBUS mode. The function permits from 1 up to 20 x boolean elements (I/O/F) to be received from a slave station. Transmission takes place cyclically at the maximum possible speed for as long as the active signal is high (input "Send"). When the input receives a positive edge, at least one transmission takes place, even if the impulse is shorter than one communications transmission cycle.

Potential sources of error:

Assignment missing: The channel selected has been assigned wrongly or not at all (no SASI or invalid SASI). Assignment other than by the SASI function is not allowed.

Not master: The channel has not been assigned as master.

STXM: An error has been identified during execution of the STXM instruction. This ought not to arise when the present function is used, unless another routine also has access to this channel.

Diagnostics: A communications error has been identified. This can be analysed in detail using the diagnostic possibilities of the SASI function. The analysis can also take place in "Debug" mode.

Step: The channel has been put into "Step" operation by the "Debug" mode of the SASI function. Communication cannot take place until the channel is put into "Run" again.

Parameters:

Initialization: This option allows transmission during PCD start up, even when the binary active signal is low. This permits the elements of a slave station to be initialized after a halt of the master station.

Channel: Channel number to use.

Station: Number of the slave station to which data are or have been transmitted. No significance in mode D.

Type and address: Base element address of the slave station where the elements transferred are to be stored. When more than one element is transferred, they are stored at subsequent addresses.

Two registers are always used for transmission of the hardware clock. Transmission must be arranged accordingly.

The "Instruction" button allows a transmission to be executed, even when the active signal is low.

4.4.17.4 Receive 1-20 Registers/Timers/Counters/Clock

Receive 1	-20 R/T/C/Cloc	ck −RCV ⊙− −RCV ⊙−
[_comrxi]		
Input:	– Enable	binary format
Outputs:	= Values	integer format

If the Enable input = H (binary connection to the left of the function box), the values (numeric elements = registers, timers, counters or the hardware clock) are transferred from the partner station to the numeric elements in this station. The elements in this station are defined by the connections on the right-hand side of the function box.

The function can be extended from 1 up to 20 receive elements.

Additional settings, such as channel number, type of source element, etc., are made in the appropriate settings window.

Adjust: Receive 1-20 R/T/C/Clock					
Default All Send all	<u>OK</u> <u>I</u> nfo				
Error					
Initialization	> No ±				
Channel	> Channel 1 ±				
Source station					
Destination element	> Register ₹				
Source address					
Instruction					
Instruction	Execute				
1					

Receive 1-20 R/T/C/Clock (detailed description)

This function can only be executed on a master PCD, which has been assigned with the SASI function in D or SBUS mode. The function permits from 1 up to 20 x numeric elements (R/T/C/Clock) to be received from a slave station. Transmission takes place cyclically at the maximum possible speed for as long as the active signal is high (input "Send"). When the input receives a positive edge, at least one transmission takes place, even if the impulse is shorter than one communications transmission cycle.

Potential sources of error:

Assignment missing: The channel selected has been assigned wrongly or not at all (no SASI or invalid SASI). Assignment other than by the SASI function is not allowed.

Not master: The channel has not been assigned as master.

STXM: An error has been identified during execution of the STXM instruction. This ought not to arise when the present function is used, unless another routine also has access to this channel.

Diagnostics: A communications error has been identified. This can be analysed in detail using the diagnostic possibilities of the SASI function. The analysis can also take place in "Debug" mode.

Step: The channel has been put into "Step" operation by the "Debug" mode of the SASI function. Communication cannot take place until the channel is put into "Run" again.

Parameters:

Initialization: This option allows transmission during PCD start up, even when the binary active signal is low. This permits the elements of a slave station to be initialized after a halt of the master station.

Channel: Channel number to use.

Station: Number of the slave station to which data are or have been transmitted. No significance in mode D.

Type and address: Base element address of the slave station where he elements transferred are to be stored. When more than one element is transferred, they are stored at subsequent addresses.

Two registers are always used for transmission of the hardware clock. Transmission must be arranged accordingly.

The "Instruction" button allows a transmission to be executed, even when the active signal is low.

4.4.17.5 Transmit 1-20 Inputs/Outputs/Flags



Inputs:	– Enable	binary format
	– Bit values	binary format

If the Enable input = H (binary connection at top left of the function box), the data (boolean elements = inputs, outputs or flags) is transferred from this station to a partner station. The elements in this station are defined by the connections on the left-hand side of the function box (2nd to 21st connections).

The function can be extended from 1 up to 20 transmit elements.

Additional settings, such as channel number, type of destination element, etc., are made in the appropriate settings window.

🗕 🛛 🗛 Adjust: Transmit 1-20 I/O/F						
Default All	OK Info					
Error						
Initialization	> No ±					
Channel	> Channel 1 👤					
Destination station						
Destination element	> Output 👤					
Destination address						
Instruction						
Instruction	Execute					
1						

Transmit 1-20 I/O/F (detailed description)

This function can only be executed on a master PCD, which has been assigned with the SASI function in D or SBUS mode. The function permits from 1 up to 20 x boolean elements (I/O/F) to be sent to a slave station. Transmission takes place cyclically at the maximum possible speed for as long as the active signal is high (input "Send"). When the input receives a positive edge, at least one transmission takes place, even if the impulse is shorter than one communications transmission cycle.

Potential sources of error:

Assignment missing: The channel selected has been assigned wrongly or not at all (no SASI or invalid SASI). Assignment other than by the SASI function is not allowed.

Not master: The channel has not been assigned as master.

STXM: An error has been identified during execution of the STXM instruction. This ought not to arise when the present function is used, unless another routine also has access to this channel.

Diagnostics: A communications error has been identified. This can be analysed in detail using the diagnostic possibilities of the SASI function. The analysis can also take place in "Debug" mode.

Step: The channel has been put into "Step" operation by the "Debug" mode of the SASI function. Communication cannot take place until the channel is put into "Run" again.

Parameters:

Initialization: This option allows transmission during PCD start up, even when the binary active signal is low. This permits the elements of a slave station to be initialized after a halt of the master station.

Channel: Channel number to use.

Station: Number of the slave station to which data are or have been transmitted. No significance in mode D.

Type and address: Base element address of the slave station where the elements transferred are to be stored. When more than one element is transferred, they are stored at subsequent addresses.

Two registers are always used for transmission of the hardware clock. Transmission must be arranged accordingly.

The "Instruction" button allows a transmission to be executed, even when the active signal is low.

4.4.17.6 Transmit 1-20 Registers/Timers/Counters/Clock

Transmit 1-20 R/T/C/Clock	SEND SEND S
[_comtxi]	

Inputs:	– Enable	binary format
	= Values	integer format

If the Enable input = H (binary connection at top left of the function box), the values (numeric elements = registers, timers, counters or the hardware clock) are transferred from this station to a partner station. The elements in this station are defined by the connections on the left-hand side of the function box (2nd to 21st connections).

The function can be extended from 1 up to 20 transmit elements.

Additional settings, such as channel number, type of destination element, etc., are made in the appropriate setting window.

Adjust: Transmit 1-20 R/T/C/Clock						
Default All Send all		<u>OK</u> <u>I</u> nfo				
Error						
Initialization	>	No 🛨				
Channel	Σ	Channel 1 👤				
Destination station	Σ)0				
Destination element	\geq	Register 🛨				
Destination address	\geq)0				
Instruction						
Instruction		Execute				

Transmit 1-20 R/T/C/Clock (detailed description)

This function can only be executed on a master PCD, which has been assigned with the SASI function in D or SBUS mode. The function permits from 1 up to 20 x numeric elements (R/T/C/Clock) to be sent to a slave station. Transmission takes place cyclically at the maximum possible speed for as long as the active signal is high (input "Send"). When the input receives a positive edge, at least one transmission takes place, even if the impulse is shorter than one communications transmission cycle.

Potential sources of error:

Assignment missing: The channel selected has been assigned wrongly or not at all (no SASI or invalid SASI). Assignment other than by the SASI function is not allowed.

Not master: The channel has not been assigned as master.

STXM: An error has been identified during execution of the STXM instruction. This ought not to arise when the present function is used, unless another routine also has access to this channel.

Diagnostics: A communications error has been identified. This can be analysed in detail using the diagnostic possibilities of the SASI function. The analysis can also take place in "Debug" mode.

Step: The channel has been put into "Step" operation by the "Debug" mode of the SASI function. Communication cannot take place until the channel is put into "Run" again.

Parameters:

Initialization: This option allows transmission during PCD start up, even when the binary active signal is low. This permits the elements of a slave station to be initialized after a halt of the master station.

Channel: Channel number to use.

Station: Number of the slave station to which data are or have been transmitted. No significance in mode D.

Type and address: Base element address of the slave station where the elements transferred are to be stored. When more than one element is transferred, they are stored at subsequent addresses.

Two registers are always used for transmission of the hardware clock. Transmission must be arranged accordingly.

The "Instruction" button allows a transmission to be executed, even when the active signal is low.

4.4.17.7 Receive I/O/F from multiple stations

Receive I	/O/F multiple	-[<u>ксл-ч </u> —	-RCV-M
[_comrxbm]				
Input:	– Enable	binary format		
Outputs:	– Values	binary format		

If the Enable input = H (binary input of the Fbox), one value (binary elements = Input, Output or Flag) is transferred from each partner station in this station.

The function can be extended from 1 up to 20 output elements (one per station). The size of the Fbox defines the number of stations to be read. The first station is defined in the adjust window.

Additional settings, such as channel number, type of source element, etc., are made in the adjust window.

Adjust: Receive I/O/F Multiple						
Default All	<u>OK</u> <u>I</u> nfo					
Error						
Initialization	> No 👱					
Channel	> Channel 1 👤					
Source first station						
Source element	> Input 👱					
Source address	> 0					
Instruction						
Instruction	Execute					

This function can only be executed on a master PCD, which has been assigned with the SASI function in S-BUS Master mode. The function permits to receive binary elements (I/O/F) from a number (1 up to 20) of successive slave stations. Transmission takes place cyclically at the maximum possible speed for as long as the active signal is high (binary input). When the input receives a positive edge, at least one transmission per station takes place, even if the impulse is shorter than one communications transmission cycle.

Potential sources of error:

Assignment missing: The channel selected has been assigned wrongly or not at all (no SASI or invalid SASI). Assignment other than by the SASI function is not allowed.

Not master: The specified channel has not been assigned as master.

Not S-BUS: The specified channel is not assigned in S-BUS. Only the S-BUS protocol can use this function.

SRXM: An error has been identified during execution of the SRXM instruction. This ought not to arise when the present function is used, unless another routine also has access to this channel.

Diagnostics: A communications error has been identified. This can be analysed in detail using the diagnostic possibilities of the SASI function.

To big: The Fbox has been stretched and so that the last station to be read (first station plus stretch index) is grater than 254. Only station number 0 to 254 are allowed for S-BUS Slaves.

Parameters:

Initialization: This option allows transmission during PCD start up, even when the binary active signal is low. This permits the elements of a slave station to be initialized after a halt of the master station.

Channel: Channel number to use.

Station: Number of the first slave station from which data are received.

Type and address: Element address of the slave station where the elements are to be received. One element per station is transferred.

The "Instruction" button allows a transmission to be executed, even when the active signal is low.

4.4.17.8 Receive R/T/C from multiple stations

Receive]	R/T/C multiple		RCV-M	-RCV-M
[_comrxim]				
Input:	– Enable	binary format		
Outputs:	– Values	integer format		

If the Enable input = H (binary input of the Fbox), one value (numeric element = Register, Timers or Counters) is transferred from each partner station in this station.

The function can be extended from 1 up to 20 output elements (one per station). The size of the Fbox defines the number of stations to be read. The first station is defined in the adjust window.

Additional settings, such as channel number, type of source element, etc., are made in the adjust window.

Adjust: Receive R/T/C Multiple						
Default All Send all	OK Info					
Error						
Initialization	> No 👱					
Channel	Channel 1 🛓					
Source first station	> 0					
Source element	> Register					
Source address	> 0					
Instruction						
Instruction	Execute					

This function can only be executed on a master PCD, which has been assigned with the SASI function in S-BUS Master mode. The function permits to receive numeric elements (R/T/C) from a number (1 up to 20) of successive slave stations. Transmission takes place cyclically at the maximum possible speed for as long as the active signal is high (binary input). When the input receives a positive edge, at least one transmission per station takes place, even if the impulse is shorter than one communications transmission cycle.

Potential sources of error:

Assignment missing: The channel selected has been assigned wrongly or not at all (no SASI or invalid SASI). Assignment other than by the SASI function is not allowed.

Not master: The specified channel has not been assigned as master.

Not S-BUS: The specified channel is not assigned in S-BUS. Only the S-BUS protocol can use this function.

STXM: An error has been identified during execution of the STXM instruction. This ought not to arise when the present function is used, unless another routine also has access to this channel.

Diagnostics: A communications error has been identified. This can be analysed in detail using the diagnostic possibilities of the SASI function.

To big: The Fbox has been stretched and so that the last station to be read (first station plus stretch index) is grater than 254. Only station number 0 to 254 are allowed for S-BUS Slaves.

Parameters:

Initialization: This option allows transmission during PCD start up, even when the binary active signal is low. This permits the elements of a slave station to be initialized after a halt of the master station.

Channel: Channel number to use.

Station: Number of the first slave station from which data are received.

Type and address: Element address of the slave station where the elements are to be received. One element per station is transferred.

The "Instruction" button allows a transmission to be executed, even when the active signal is low.

4.5 The function families of the KOPLA (Ladder diagram)

The call of the KOPLA is done directly from the FUPLA toolbox and not via the "FBox Selection" menu.





- 4.5.1 Contact
- 4.5.2 Contact closed
- 4.5.3 Contact negative Negative edge
- 4.5.4 Contact positive Positive edge
- 4.5.5 Coil
- 4.5.6 Coil closed
- 4.5.7Coil negativeNegative edge4.5.8Coil positivePositive edge
- 4.5.9 Coil reset
- 4.5.10 Coil set

KOPLA (Ladder diagram)

(sfupkopl)

4.5.1 Contact





[_contact]

Normally Open Contact: The state of the left link is copied to the right link if the state of the associated Boolean variable is ON. Otherwise, the state of the right link is OFF.

4.5.2

Contact closed

Contact closed

		_	_	_	_			
÷		?	?	?	?		÷	÷
			_					
-	-	-	1	1	H	-	-	ł
	÷		÷	÷	÷	÷	÷	

[_contactcl]

Normally Closed Contact: The state of the left link is copied to the right link if the state of the associated Boolean variable is OFF. Otherwise, the state of the right link is OFF.

4.5.3 Contact negative

Contact negative

	?	?	?	?		ł	ł
_	_	lŀ	1	-	-	÷	ł
		ł	ł	ł	ł	ł	ł

[_contactnv]

Negative Transition-Sensing Contact: The state of the right link goes ON when a transition of the associated variable from ON to OFF is sensed and when the state of the left link is ON. The state of the right link shall be OFF at all other time.

4.5.4

Contact positive

Contact positive

•								
•	÷	÷	÷	÷	÷	÷	÷	
•		_	_	_	_		÷	
•		γ	γ	Υ	γ		÷	÷
							÷	
_	_	_	16	ן י	-	_	_	
				÷			÷	

[_contactps]

Positive Transition-Sensing Contact: The state of the right link goes ON when a transition of the associated variable from OFF to ON is sensed and when the state of the left link is ON. The state of the right link shall be OFF at all other time.

4.5.5 Coil

[_coil]

Coil: The state of the left link is copied to the associated Boolean variable and to the right link.

4.5.6 Coil closed

	????
Coll closed	

[_coilcl]

Negated Coil: The state of the left link is copied to the right link. The inverse of the state of the left link is copied to the associated Boolean variable.

i.e. if the state of the left link is OFF, then the state of the associated variable is set ON, and vice versa.

4.5.7 Coil negative

Coil negative		i j	: : 	:: ••	ł	2
			-0	p-		-
	· · · ·	2.2	÷ *	1.1	1	
		2.2	÷ * .	2.2	1	

[_coilnv]

Negative Transition-Sensing Element: The state of the associated Boolean variable is ON from one evaluation of this element to the next when a transition of the left link from ON to OFF is sensed. The state of the left link is always copied to the right link.

4.5.8

Coil positive

Coil positive	8	?'	??	?	Ì	
		-(P)	-	-	2.2
-		 •	• •		۰.	
		 •				
		1		÷.	1	1

[_coilps]

Positive Transition-Sensing Element: The state of the associated Boolean variable is ON from one evaluation of this element to the next when a transition of the left link from OFF to ON is sensed. The state of the left link is always copied to the right link.

4.5.9 Coil reset



÷	÷	÷	÷	÷	÷	÷	÷	÷	÷
			_	_	_	_			
÷	÷		7	7	7	7		÷	÷
	-	_	_	"	21	-	_	_	
÷	÷	÷	÷	÷	÷	÷	÷	÷	÷

[_coilreset]

Coil set

RESET (Unlatch) Coil: The associated Boolean variable is set to the OFF state when the left link is in the ON state, and remains reset until set by a SET coil.

4.5.10



[_coilset]

SET (Latch) Coil: The associated Boolean variable is set to the ON state when the left link is in the ON state, and remains set until reset by a RESET coil.

From :	
Company :	
Department :	
Name :	
Address :	
Tel. :	
Date :	

Send back to :

SAIA-Burgess Electronics Ltd. Bahnhofstrasse 18 CH-3280 Murten (Switzerland) http://www.saia-burgess.com

BA : Electronic Controllers

The FUPLA and the KOPLA function families PG4 - Version 1.3

If you have any suggestions concerning the SAIA[®] PCD, or have found any errors in this manual, brief details would be appreciated.

Your suggestions :