



 \bigcap

Manual of the software level 2+3



English edition 26/722 E1

PART H AUXILIARY INSTRUCTIONS, LEVEL 2

- H 1 One-line instructions NOP 1111
- H 2 PAS 16/17 PAS 19 PAS 23 PAS 24 PAS 50 PAS 54/56 PAS 55/57 PAS 58
- H 3 10-line PAS-instructions PAS 190 (and PAS 19) PAS 200...212 PAS 250/251

 \bigcirc

Ô

.

PART H AUXILIARY INSTRUCTIONS, LEVEL 2

<u>H 1 One-line instructions</u>

NOP 1111 Direct interface operation

The instruction NOP 1111 may be used in a program as often as desired. It causes immediate operation of the serial interface on the receiving side.

NOP 1111 is particularly used where no PP-change and thus no interface operation is performed due to bit processor instructions in succession (e.g. some SCR-instruction in succession).

 $\begin{array}{ccccccc} SCR & 26\emptyset \\ 31 & 262 \\ SCR & 26\emptyset \\ \underline{28} & \underline{281} \\ \hline NOP & 1111 \\ SCR & 26\emptyset \\ 3\emptyset & 4 \\ \end{array}, \text{ NOP 1111 causes operation of the interface} \\ \end{array}$

NOP 1111 is independent of the ACCU state and does not influence it either.

N A

H 2 2-line PAS-instructions

PAS 16, PAS 17 Exclusive operation without time base

To be able to supply accurate timing pulses (e.g. for step motor), or to execute a small part of a program rapidly, it is often desired to have activated <u>only one parallel program</u>.

<u>PAS 16 blocks all other PPs, timers, the serial data interface and software date-time</u>.

PAS 17 cancels the blocking instruction, i.e. the parallel programs, timers and date-time continue from where they were interrupted. The serial interface is active again.

Instruction format

PAS (29) 16	Blocking instruction
ØØ Ø	2nd line always remains Ø
PAS (29) 17	Deblocking instruction
ØØ Ø	2nd line always remains Ø

1. Example of an accurate timing pulse of 2ms*

The user program consists of several parallel programs. A circulating program consists of the following instructions:



A carriage moving at creep speed must be positioned extremely accurately by means of a signal switch (I2).



In the above example the interrogation loop I2 consists of 3 instruction lines. Depending on the time of arrival of the stop signal (opening of I2) 4 to 6 program lines up to REO 50 must be executed. This corresponds to an internal reaction time of approximately $125...190\mu$ s.*

The total reaction time is calculated by adding the delays at the input and output interfaces to the above mentioned values. If smoothed DC-current is supplied, these delays are constant and can directly be introduced in the process.

*) Times are valid for PCA232. They are twice as long for PCAØ2, PCA14 and PCA222.

Remarks

- The duration of blocking is independent of the user program and can last several seconds. In the above-mentioned example, all monitoring functions are interrupted during this time. If this is to be avoided, these functions can be integrated into the interrogation loop.
- If blocking lasts longer than 90ms, the software clock and the internal timers will be slow by the amount of the corresponding time exceeded (with selected time base 1/10s).
- During blocking no transmission of information via the serial data interface is allowed, since transmission errors may occur.

MAR

PAS 19	End of interrupt management
	(see PAS 19Ø)
DAC 22	Taxt output in the bit processor

[PAS 23] <u>Text output in the bit processor</u> (see chapter K 5 - text input and output)

PAS 24 Immediate telegram output

PAS 24 allows immediate output of a character or telegram via the serial interface irrespective of the time base. The response times can thus be reduced with PAS 24 via the serial interface.

Description

The user program informs the system when a character or telegram must be output by setting the element TBY "high". The system program, however, analyses the logic state of TBY only at certain, defined points of time (provided that the serial interface is not yet transmitting). These points of time are:

- clock of the time base, i.e. every 100ms or 10ms respectively
- when the characters ACK, ENQ and the last character of a telegram are output or received (ETX or BCC)
- after terminating an interrupt service routine with the instruction PAS 19
- after outputting a text with the instruction PAS 23 or TXT (PCA232)
- with the instruction PAS 24

Application

SE0	5Ø9	Transmit Busy (TBY) is set high
PAS	24	•••••••
ØØ	Ø	Immediate telegram output

PAS 24 is always executed independently of the ACCU and does not influence the ACCU.

PAS 50 Data transfer between date-time and counter

Writing and reading of the date-time in the address range 4000...4007 by means of the programming unit P05 was described already under operating modes MAN BIT. This section deals with date-time access via the user software. It allows setting of the date-time via user software as well as using date-time for real time switching functions.

By means of a 2-line PAS-instruction the date-time can be read out or new values can be entered.



**) The PAS 5Ø instruction is always executed independently of the ACCU-state and does not influence the ACCU.



The following points must be noted:

- The memory area of the text memory or data register needs to be designed as a RAM, if data must be entered into it.
- "Manual" reading and overwriting of the data memory with the aid of the programming unit is described in chapter "Operating modes" text or MAN BCD.
- The term "data memory" will be used for both memories (text and data) in the following description.
- All following descriptions and examples refer to PAS 54. The instruction PAS 56 (for PCA232) can be used exactly in the same way.

PAS 54 | Transfer between data memory and counter register

Instruction format:



PAS 54 is executed independently of the ACCU and does not change the ACCU.



The instruction PAS 54 causes the following actions:

- Write $(X=\emptyset)$: The value of CDP+1 (1 or 2 bytes) is written into the data memory with the data register number according to the contents of CDP.
- Read (X=1): Read the 1 or 2 data registers of the data memory with the data register number according to CDP and transfer to counter CDP+1.
- After executing one of these operations the contents of counter CDP is automatically increased by 1 or 2 (corresponding to 1 or 2 bytes). The pointer is automatically at the correct data register number for the following data transfer.

Examples

- Write a value of 1 byte from a counter into the data memory

The counter 257 contains the value 96 and must be transferred to data register 7123.

SCR	(15)	256 ไ
	ØØ	7123 🗴
PAS	(29)	54
	d 1	

Load counter CDP

Ø1

with data register number

Write 1 byte into CDP+1 (C257) into the data memory 256

Counter register

Data memory

Data register no.

before PAS 54

CDP+1: 257 CDP : 256







*) The value of CDP has been increased by 1.

- <u>Write a value of 2</u>	bytes from a counter into	the data memory
Counter 314 contain 7466 and 7467.	s value 328Ø and must be t	ransferred to data registers
SCR (15) 313 ØØ 7467 PAS (29) 54	Load counter CDP with the higher data regi	ster number
ØØ 313	Write 2 bytes from CDP+1 the data memory	(C314) into
Counter regist	er	Data memory
before PAS 54	I	Data register no.
CDP+1: <u>314</u> CDP : <u>313</u>	328Ø Value 7467 Data reg. no. ₃>	7468 7467 7466 7465
after PAS 54	· · ··································	7468 7467 12 (x 256)
CDP+1: <u>314</u> CDP : <u>313</u>	3280 16 bits 7469 1, 16 bits	7466 7465 208 2) (x 1)
- <u>Read a value of 2 b</u>	ytes from the data memory a	and transfer it to a counter
The value 56477, st transferred to coun	ored in data register numbe ter 275.	ers 193Ø and 1931 must be
SCR (15) 274 } ØØ <u>1931</u> }	Load counter CDP with the higher data reg	ister no.
PAS (29) 54 1Ø 274	Write 2 bytes into CDP+1	(C275)
The value of CDP h	as been increased by 2.	
<pre>2) The value is store (12 x 256 + 2Ø8 = values as a combin modes").</pre>	d in the data memory in bin 328Ø). The monitor of the (ed 2-byte-value with the a	nary notation CDP allows representing these id of P1Ø/PØ5 (see "Operating
З) It is recommended bytes.	to choose odd data register	r numbers for values of 2

SAR





Examples

- Write a word register block into the data memory

The register block R515...R519 must be written into the data memory at the data register numbers 4115...4119.

Data memory

Register no.

4119

18

17

16

4115

SCR	(15) ØØ	$\left. \frac{28\emptyset}{4119} \right\}$	Load CDP with register number (MSD)
SCR	(15)	$\left. \begin{array}{c} 281 \\ \underline{519} \end{array} \right\}$	Load CDP+1 with word register address (MSD)
PAS	(29) ØØ	57 28Ø	Write value of register block into the data memory

before PAS 57 Counter reg. Word register

CDP+1: 281 519 CDP : 28Ø 4119

after PAS 57



Addr.

R519

R518

R517

R516

R515

89 🖗

67

45

23

+1

The preceding sign + is received as a \emptyset . The other values are stored 8 bitwise in the correct sequence, if interrogated manually, however, they are displayed in binary notation. For manual conversion to BCD-notation refer to section "Operating modes". When they are transferred back into the word register later, these data are read in BCD-notation with the original values again.

*) The counters for CDP and CDP+1 have been incremented by 5. It is of advantage to choose addresses ending with 4 or 9 when transferring register blocks.

- Read 5 characters in the data memory and transfer into the word register The data registers 4220...4224 are to be read and transferred to the word register block R620...R624 **. SCR (15) 28Ø Load CDP with the ØØ 4224 highest data register no. (MSD) SCR (15) Load CDP+1 with the highest 281 ØØ 624 word register address (MSD) PAS (29) 57 Read value in the data memory 10 280 and transfer to word register before PAS 57 Counter reg. Word register Data memory R624 4224 33 21 R623 23 43 67 CDP+1: 281 22 624 R622 1Ø1 65 R621 21 135 87 CDP : 28Ø 422Ø 4224 R62Ø 153 99 BCDbinary notation notation after PAS 57 4224 R624 21 2 33 R623 23 67 43 3 4 CDP+1: 281 * 22 629 R622 6 5 1Ø1 65 R621 8 7 21 135 87 CDP : 280 4229 * 9 422Ø R62Ø 99 153 BCD BCDbinary (-987'654'321)notation notation *) The counters for CDP and CDP+1 have automatically been incremented by 5. **) It is of advantage to choose addresses ending with 4 or 9 when processing register blocks.

TATA

The entire word register R2Ø...R999 must be copied into the data memory starting with data register number 6120.

R2Ø...R999 are 196 register blocks.

	SCR	289	Load loop counter with
	ØØ	196	the number of register blocks
	SCR	29Ø	Load CDP with the
	ØØ	<u>6124</u> }	lowest data register no. + 4
	SCR	291	Load CDP+1 with the
	ØØ	24	lowest word register address + 4
	PAS ØØ	57 29Ø	Write to data memory
<u> </u>	DEC STH -JIO	289 289	

after PAS 57

Word register

R999

998

997

996

<u>R24</u> 23

22

21

R2Ø

R995



24

23

22

21

2Ø



Data memory

7Ø99

98

97

96

7Ø95

<u>6124</u> 23

22

21

612Ø

notation

M

PAS 58

Data exchange between RAM memory module PCA1.R25 and counter register (only PCA14 from V6.Ø36 onwards)

The RAM memory module PCA1.R25 of the PCA14 is a large, buffered data memory of 16 K words (32 K bytes). The PAS 58 instruction allows data transfer between the data memory and the counter registers.

Overview



70110

The instruction PAS 58 assumes the following functions:

- Write $(X=\emptyset)$: The value of CDP+1 (1 word = 2 bytes) is written to memory module PCA1.R25 memory address in accordance with CDP.
- Read (X=1): Read the value (1 word = 2 bytes) in memory module PCA1.R25, memory address in accordance with contents of CDP, and transfer to counter CDP+1.
- On execution of one of these operations, the contents of counter CDP is automatically incremented by 1. The pointer is consequently at the correct memory address of R25 for the data transfer following next.

Examples

- <u>Write</u> the contents of C257 (e.g. value 12345) to the data memory of the module PCA1.R25, address 6154.

	SCR	(15) ØØ	256 6154
Γ	PAS	(29)	58

ØØ

256

Write the value of CDP+1 (C257) to memory module R25

; Load counter CDP with memory address of R25

Counter register

Memory module R25



*) The value of CDP has been incremented by 1.



- Read the value (e.g. 54321) of memory module R25, address 14300, and transfer to counter C275.				
SCR (15) 274 ; Ø6 2Ø12	Load counter CDP with memory (6 x 2Ø48 + 2Ø12 = 143ØØ)	address of R25		
PAS (29) 58 1Ø 274 ;	Read the value in R25 and tra	nsfer to CDP+1 (C275)		
	Counter register	Memory module R25		
before PAS 58	Add	ress		
CDP+1 : C275 CDP : C274	14300	143Ø1 143ØØ 54321		
after PAS 58				
CDP+1 : C275 CDP : C274	<u>54321</u> 143Ø1 * <u>16 bits</u>	143Ø1 143ØØ 54321		

*) The value of CDP has been incremented by 1.

SAIA[®]PLC Programmable controllers

- The 160 counter contents from C320 to C479 must be transferred to memory module PCA1.R25 starting with address 4001.

	SEI SCR ØØ	Ø 26Ø 4ØØ1	î	Load counter CDP with memory address of R25
	SCR 31	261 132Ø	i	Transmission counter (CDP+1) for C32ØC479
	PAS ØØ	58 26Ø		
	INI JIO	159		

- The 16Ø values of memory module R25, addresses 4ØØ1...416Ø, must be transferred to counters C32Ø...C479.

	SEI SCR ØØ	Ø 26Ø 4ØØ1	i	Load counter CDP with memory address of R25
	PAS 1Ø	58 26Ø		
	SCR 31	132Ø 261	•	Transfer value of transmission counter (CDP+1) to C32ØC479
: 	INI JIO	159		

H 3 10-line PAS-instructions

PAS 19Ø and PAS 19 | Interrupt management (IM)

Functional description

An interrupt service routine can be <u>exclusively</u> started via an element, normally an input. This interrupt service routine (ISR) is assigned instead of parallel program PP15 via PAS 190.

The element INTRQ (Interrupt Request) can either be defined to be active "H" or active "L".

If the element INTRQ is active "H" and the element INTA (Interrupt Acknowledgement, normally an output) is "L", the interrupt service routine is started exclusively when the <u>next change of a parallel program</u> occurs. Execution of the remaining parallel programs is interrupted simultaneously.

In the interrupt service program normal program execution can be continued after the necessary measures (PAS 19) have been taken.

Assignment via PAS 19 \emptyset is effected instead of the 15th parallel program via a 1 \emptyset -line instruction (usually at the beginning of a program in the assignment section):

1	PAS	(29)	19Ø		î
2		ØØ	SSSS	*	î
3		ØØ	En		i
4		ØØ	ØØØx		î
5		ØØ	En		î
6		ØØ	Ø		٦
7		٠	•		
8		٠	۰		>
9		•	۰		
Ø		ØØ	Ø		J
5 6 7 8 9 Ø		00 00	En Ø · ·		

Interrupt assignment Start of ISR (Interrupt-Service-Routine) Interrupt Request (input INTRQ) Level INTRQ ("H" = 1, "L" = \emptyset) Interrupt Acknowledge (output INTA)

NUL

Exclusive operation is stopped at the end of the interrupt program via the two-line instruction PAS 19:

1	PAS	(29)	19	° 1
2		ØØ	Ø	1

End of the exclusive run of the interrupt service routine (End ISR) NUL

*) When IAD/KAD (INSERT and KILL) are used by the "CI" program of the PCA-ASSEMBLER, this step address is not corrected automatically.

<u>Details</u>

a) Program organisation





The interrupt conditions are interrogated on each change from one PP to the next whereby the interrupt service routine is exclusively executed, if the result is positive.

If the conditions for returning to the normal program are given, this is initiated via PAS 19 in the ISR:

- The PPs are continued from where they were interrupted.
- A defined restart can be effected by reassigning the PPs.

b) <u>Reaction time</u>

Since the interrupt conditions are interrogated on each change from one PP to another, the reaction time between closing of the "interrupt contact" and start of the ISR-program virtually depends only on the input delay of the "interrupt input". The standard input delay of 8ms is increased by max. 1ms (PCA232) resp. 2ms (PCAØ2/14/222) resulting from the internal execution even in the case of an unfavourable program structure.

c) Timer execution and serial data interface

During exclusive execution of the ISR the time base is active, i.e. both timers and serial data interface can be used <u>unrestrictedly</u>. Consequently, the ISR may contain the output of texts or messages to a superior system in addition to time functions.

d) Interdependence between INTRQ, INTA and the interrupt service routine (ISR)

The following criteria must be fulfilled before starting the ISR:

- INTRQ (normally an input) "H" resp. "L", depending on the definition of the 4th line in the interrupt assignment.
- INTA (normally an output) "L".

INTA is automatically set to "H" by the system program. After approximately 1ms the exclusive run of the ISR is started. Execution of the ISR should take less time than two changes of INTRQ to "H" or to "L" respectively.

Regarding <u>REO INTA</u>, two cases having completely different effects are distinguished: _____1) outside the ISR REO INTA is --2) within the ISR 1) REO INTA outside the ISR (general case) in a circulating program a) INTRQ active "H" : STL INTRQ **REO INTA** b) INTRQ active "L" : STH INTRQ **REO INTA** In this case the ISR is executed only once, when INTRQ changes to "H" or to "L" respectively. typical input delay of 8ms PLC-input I INTRQ "H" (INTRQ "L") ≈1ms resp. 2ms (time until PP-change) INTA PAS 19 ISR (PP15) PPØ...14 7/////





Didactic example:



2) If <u>REO INTA is effected within the ISR</u> (PP15), the ISR is <u>executed as long</u> <u>as INTRQ is "H" resp. "L"</u>. The instruction PAS 19 indicates the end of an exclusive run of the ISR and enables the next PP to execute a logic operation. The ISR is subsequently processed again. The ISR may also consist of several blocks, which are processed with considerably higher priority (e.g. time-critical actions) than the other PPs.





e) <u>Various interrupt priorities</u>

Various priority levels or differentiated ISRs are taken into account as described in the following:



If INTRQ is "L", 2 contacts are required for each I-signal. The joint interrupt input is formed by a serial connection of the 2nd contact. The latter must be assigned as INTRQ via PAS 190.

Within the ISR the respective priority with the corresponding program section can then be assigned to the individual I-signals.

PAS 200 to 212 | PID-control

General

The practical use of PID-control systems requires some knowledge of control engineering. The following sections can merely explain the basic principles of a control loop and processing via the instructions PAS 200...212.



The above figure shows a closed control loop. The controlled variable X appears at the output of the controlled system. This value X is supplied to the controller and compared to the reference value W. The result of this comparison, the correcting variable Y, influenced by the control parameters F_P , F_I and F_D , is in turn supplied to the controlled system according to the sampling period T_{\emptyset} .

The digital control system, represented by a SAIA-PCA, comprises the following parts:

- Analog input for the controlled variable X (with A/D-converter)

- Processor (CPU)

- Analog output (with D/A-converter)

Every CPU of the PCA series provides registers (so-called data blocks) for a maximum of 32 PID-control loops. This means, preassuming sufficient inand outputs, that a maximum of 32 independent control loops can be processed with just one SAIA-PCA employing the so-called DDC-technology (Direct Digital Control).



 $Y_{1W} = F_{P} \{ (W_{1} - X_{1}) + F_{I} S_{1} + F_{D} [(X_{0} - X_{1}) - (W_{0} - W_{1})] \}$



29H

Program organisation

By calling the parameter instructions PAS $2\emptyset\emptyset...212$ the system program of the PCA calculates the new correcting variable Y₁ based on the preceding values X_{\$\varnotheta\$}, Y_{\$\varnotheta\$}, S_{\$\varnotheta\$} and on the control parameter contained in the <u>PAS</u>-instruction.

The PAS $2\emptyset\emptyset$...212 instruction is therefore no assignment instruction, it must rather be incorporated in a circulating program for periodical execution according to the following example.

Example:

		٠	
S S S S S S S S	STH	256	Check, if timer for T_{\emptyset} (sampling period) has elapsed.
	STR ØØ	256 4	}] If yes, then:] - Restart sampling period e.g. Ø.4 sec.
	SEO SEO SCR 25	3 8 26Ø 11	<pre>- Read in <u>controlled variable X</u> from analog input channel <u>3</u> i.e. transfer 12 bit value into auxiliary counter 26Ø (applies to module PCA2.W14).</pre>
	PAS 1Ø-1 inst	200212 ine ruction	<pre>} - Calculate correcting variable Y</pre>
	SCR 22 SEO	26Ø 11 15	<pre>- Output correcting variable Y via analog output channel 15 thus supplying it to the controlled system (applies to module PCA2.W14)</pre>
		•	

Description of parameter instructions PAS 200...212

The meaning of the instructions PAS 200...212 slightly differs between CPUs with 8-bit μ P (PCA02, PCA14 and PCA222) and those with 16-bit μ P (PCA231 and PCA232), which is evident from the following table. It also shows that the PID-parameters for every instruction group may be "specified in user program" or "variable from counter register". This enables the user to protect the control parameters from being altered or to select them via BCD-switches, for example.



PAS 2ØØ, 2Ø1, 2Ø Detailed descript	2 <u>For series PCAØ2 / PCA14 / PCA222</u> (fast PID-algorithm for <u>8-bit analog mo</u> ion of parameter instructions 200 and 201	odules)				
Overview	Comment	Numerical range				
1 PAS(29) 2 2 ØØ DB 3 ØØ X, 5 XX 6 6 XX 7 7 XX 8 ØØ 9 ØØ 1Ø	<pre>ØØ ; PID-control instruction LK ; Data Block W ; Reference value Y ; Counter addr. for controlled variable or correcting variable F_I ; Integration factor (T_Ø/T_I) F_P ; Proportional factor (1/X_P) DR ; Dead range Ø } NUL</pre>	200 or 201 No. 310 Value 0255* ADDR 256319 Value 032767 Value 032767 Value 032767 Value 0255				
*) for PAS 2Ø1: Counter addr. 256319						
- <u>1st line</u>						
PAS 200: The reference value W from line 3 is to be programmed directly PAS 201: The reference value W from line 3 is taken from the respective counter.						

- 2nd line Data Block

A maximum of 32 independent PID-loops can be defined. In order to be able to store values X_{\emptyset} , Y_{\emptyset} and S_{\emptyset} in separate registers, which are necessary for calculating value Y, <u>numbers 31...Ø of the data block</u> must be specified for each control loop. In order not to affect the counter registers (up to C479), it is recommended to start with Data Block 31 (see "Register organisation" in the hardware manual).

- <u>3rd line</u> Reference value W
 - . For PAS 200 put in the 8-bit value 0...255 directly (immediate).
 - . For PAS 201 put in the respective counter address (256...319), from which the value (\emptyset ...255) must be taken. PAS 201 is therefore suitable for the external input of a reference value.
- <u>4th line</u> Auxiliary counter for X or Y respectively

To read in the actual controlled variable X1 and to read out the actual correcting variable Y1 an auxiliary counter (addr. 256...319) is required. See C26Ø in the example of section "Program organisation". This must correspond with the address of line 4.

- <u>Lines 5...7</u> F_I, F_D, F_P

In practice these values amount to between $\emptyset.1$ and 7.99. To obtain sufficient resolution, the value must be multiplied by 256.

Practical	value	Input value [.]	in	the	oper	ran	d	
Ø.1		· 25			•			
1.Ø		256						
7.99		2Ø45						
24.25		62Ø8	C		> Ø	3	/	ØØ64

Even operands exceeding $2\emptyset47$ can be entered directly. The PLC stores the modulo in the operand and the multiple of $2\emptyset48$ in the code. Key \bigcirc (convert) is used to represent the value in one way or the other.

- Line 8 Dead range DR

Little fluctuations of the correcting variable Y can be compensated for by determining a dead range, thus avoiding oscillations.



If the calculated value Y1', remains within the dead range DR, the output correcting variable Y1, is not changed.

DR is entered as a value between \emptyset ...255 in the same unit as the reference value W. DR is active for fluctuations both downwards and upwards.

Important:

PAS 200, 201 and 202 are always executed independently of the ACCU state. Execution of the 10-line parameter instruction takes approximately <u>2 ms</u>.
Detailed description of the parameter instruction PAS 202

For testing and commissioning a control loop it can be of advantage to enter all parameters externally and to change them as desired during operation. The PAS $2\emptyset 2$ instruction meets this requirement.

Overview:

1 2 3	PAS(29) ØØ ØØ	2Ø2 DBLK FIC	• I • I I • I
4 5 7 8 9 1Ø	ØØ ØØ ØØ ØØ	Ø Ø Ø Ø Ø	

PID-control instruction Data Block First address of 6 counters for values W, X/Y, F_I, F_D, F_P, DR NUL

- Line 3 FIC (first counter)

If e.g. address 26Ø stands for FIC, the following assignment ensues automatically:

		Numerical values for C
C 26Ø	Reference value W	Ø255
C 261	Auxiliary counter for X1 or Y1	Ø255
C 262	F _I Integration factor	Ø32767
C 263	F _D Differential factor	Ø32767 } *
C 264	F _P Proportional factor	Ø32767
C 265	DR Dead range	Ø255

The numerical values which must be entered in the respective counter registers first have the same meaning as those in PAS 200 and 201.

*) In order to obtain the numerical values, which must be entered in the counters, <u>multiply</u> the practical values for F_{I} , F_{D} and F_{P} by <u>256</u>.

34H



 PAS	21Ø,	211,	212	For	series	PCAØ2	/	PCA14	/	PCA222
PAS	200,	2Ø1,	2Ø2	For	series	PCA231	/	PCA23	2	

Resolution selectable from 8...15 bits

For historical reasons, the various series do not use the same instruction for the same function. The processor module PCA2.M31 or M32 developed after the PCA14 has featured a selectable resolution for calculation of the correcting variable Y right from the start after the introduction of analog modules with a 12-bit resolution of the PCA1 series, an appropriate PAS-instruction also had to be created for PCA14. In order to ensure compatibility with existing programs, the new instruction needed to be given a name different from the 8-bit instruction, namely PAS 210 etc.

In the following description, only the instructions PAS 210, 211, 212 for series PCA02 / PCA14 / PCA222 will be mentioned. However, all versions are also valid for the instructions PAS 200, 201, 202 for series PCA231 / 232 (see also table on page 31H).

There are only two differences:

- Execution time for PAS 200...212 PCA02 / 14 / 222 : approx. 8 ms PCA231 / 232 : 0,5 ms

Despite the execution time of 8ms, the serial interface is operated every 1ms, so that communication up to $96\emptyset\emptyset$ bauds is not impaired concerning this instruction.

- From firmware version V7.12Ø, the PCA232 provides an extended algorithm, which also allows taking reference value jumps into account rapidly (see line 9 of the PAS instruction).

Detailed description of the parameter instructions PAS 21Ø and 211 for PCAØ2 / PCA14 / PCA222 (resp. 200 and 201 for PCA231 / PCA232)

Overview				Comment Numerical range		cal range
1	PAS(29)	21Ø	;	PID-control instruction		21Ø or 211
2	n	DBLK	1	Resolution n bit and data block no.		31 Ø
3	ØØ	W	1);	Reference value	Value	Ø 4Ø95 2)3)
4	ØØ	Χ, Υ	Ĵ	or correcting variable	ADDR	256 319 ²)
5	XX	Fı	:	Integration $factor (T_{\emptyset}/T_{I})$	Value	Ø32767
6	XX	FD		Differential factor (T_D/T_{\emptyset})	Value	Ø32767
7	XX	Fp	÷	Proportional factor $(1/X_P)$	Value	Ø32767
8	ØØ	DR	ĵ	Dead range	Value	Ø 4Ø95 2)
9	ØX	YS	• I	Counter addr. for cold start value YS	ADDR	256 319 2)
1Ø	ØØ	Ø	° 1	Ø		

- Line 1: PAS 210: The reference value W of line 3 must be programmed directly. PAS 211: The reference value W of line 3 is taken from the respective counter.

- Line 2: Resolution n-bit and data block In the code, n indicates the number of bit to be processed for the values W, X, Y, YS and DR:
 - n = Ø8 ⁴) ≙ 8 bits ---> Ø... 255 12 ⁵) ≙ 12 bits ---> Ø... 4Ø95 ≙ 15 bits ---> Ø...32767 15

A maximum of 32 independent PID-loops can be defined. In order to be able to store values X_{\emptyset} , Y_{\emptyset} and S_{\emptyset} in separate registers, which are necessary for calculating value Y, the number of data block 31...Ø must be specified for each control loop in the operand. In order not to affect the counter registers for PCA14 (up to C479), it is recommended to start with data block 31 (see "Register organisation" in the hardware manual).

- Line 3: Reference value W

- . For PAS 210 enter the 12-bit value 0...4095³ directly (immediate).
- . For PAS 211 enter the respective counter address (256...319), from which the value $(\emptyset \dots 4\emptyset 95)^3$ must be taken. PAS 211 is therefore suitable for external input of the reference value.
- Line 4: Auxiliary counter for X or Y For reading in the actual controlled variable X_1 and for outputting the actual correcting variable Y1 an auxiliary counter (address 256...319) is required. See C26Ø in the example of section "Program organisation". This must correspond to the address in line 4.
- 1) For PAS 211: Counter addr. 256...319

²⁾ The values in the operand or in the counter depend on n in line 2.

³⁾ Applies to n = 12 of the 2nd line. 4) With PCA14 it is also possible to enter $\emptyset\emptyset$ instead of \emptyset 8 for 8 bits. 5) With PCA232 it is also possible to enter ØØ instead of 12 for 12 bits.

- Line 5...7: FI, FD, FP

In practice, these values are usually in the range from \emptyset .1 to 7.99 approximately. To obtain sufficient resolution, the <u>value</u> to be entered is <u>multiplied</u> by 256.

Practical value	Input value in the operand
Ø.1	25
1.Ø	256
7.99	2Ø45
24.25	62Ø8 C>Ø3/ØØ64

Even operands greater than $2\emptyset47$ can be entered directly. The PLC stores the modulo of $2\emptyset48$ in the operand and the multiple of $2\emptyset48$ in the code. In order to represent the value in one way or the other, use key \boxed{C} (convert) of the P1 \emptyset /P \emptyset 5 programming unit.

- Line 8: Dead range DR

Minor fluctuations of the correcting variable Y are compensated for by determining a dead range, thus avoiding oscillations.



If the calculated value Y_1 ' remains within the dead range DR, the output correcting variable Y_1 is not changed.

DR is entered as a value between \emptyset ...4 \emptyset 95 having the same unit as the reference value W. DR is applied for fluctuations both downwards and upwards.

- <u>Line 9</u>: Cold start value YS (initial correcting variable)

Since the data block registers $31...\emptyset$ are non-volatile, the respective values must be set to a certain starting value when being used for the first time (or for another controlled system).

If the value YS is loaded into the counter CYS of the operand addressed in line 9, the following values are used for the cold start (and stored in the data block register):

Data block: $X_{\emptyset} = X$; $Y_{\emptyset} = YS$; $S\emptyset = \frac{YS/F_P - (W - X)}{F_I}$ Correcting value: Y = YS

After the first execution of the PAS-instruction the counter CYS is automatically reset (= \emptyset) and will not be taken into account during the next run. In addition to the cold start, smooth transitions from manual to automatic operation or parameter changes can also be achieved with the CYS counter (see programming example 7).

In the <u>Code</u> of line 9, $\emptyset\emptyset$ is used to activate the regular algorithm for calculating correcting variable Y. If \emptyset 1 is used, the PCA232 (from V7.12 \emptyset onwards) applies the extended formula with the reference value jumper (see page 29H).

As operation of the analog module of the PCA2 series is easier than operation of the corresponding module of the PCA1 series, CPU PCA2.M22 and analog module PCA2.W14 at basic address 176 is used here.

A cold start control program is thus organised as follows:





The above calculated values must be multiplied by 256 for the input using PAS 211:

5ø

 $F_{I} = F_{I} \times 256 = 10$ $F_{D} = F_{D} \times 256 = 1469$ $F_{P} = F_{P} \times 256 = 2341$

 (\mathbb{R})

PAS 211 12 31 12 bits, data block 31 î ØØ 276 Counter for W ; Counter for X/Y ØØ 277 ; ØØ 1Ø î Fr 1469 F_{D} ØØ ; 293 F_{P} (C) = E E 2341) Ø1 î ØØ ØØ DR * Counter for YS ØØ 282 ÷ ØØ ØØ 2

1øø

t [s]





Detailed description of the parameter instruction PAS 212

For testing and starting a control loop it can be of advantage to enter all parameters externally and to change them as desired during operation. The PAS 212 instruction (PAS 2Ø2 for PCA231/232) meets this requirement.

Overview:

1 2 3	PAS(29) n ØØ	212 DBLK FIC	0 8 8 8 8	PID-control instruction Resolution n bit and data block First address of 7 counters for values W, X/Y, FI, FD, FP, DR, YS
4	ØØ	Ø		
5	ØØ	Ø		
6	ØØ	Ø		
7	ØØ	ø		NUL
8	ØØ	Ø		
9	ØØ	Ø		
1Ø	ØØ	ø		

- Line 2: see PAS 210

- Line 3: FIC (first counter)

If e.g. address 276 stands for FIC, the following assignment ensues automatically:

Numerical values for C

1)

Ø... 4Ø95 2) Ø... 4Ø95 2) Ø...32767

Ø...32767 Ø...32767 Ø...4Ø95²> Ø...4Ø95²>

С	276	Reference value W
С	277	Auxiliary counter X1 or Y1
С	278	F ₁ Integration factor
С	279	F _D Differential factor
С	28Ø	F _P Proportional factor
С	281	DR Dead range
С	282	YS Cold start value

The numerical values, which must be entered into the respective counter registers first, have the same meaning as for the PAS 21Ø and 211 instructions.

Important:

All PAS 200...212 are always executed independently of the ACCU state.

¹) In order to obtain the numerical values which must be entered into the counters, <u>multiply</u> the practical values for F_{I} , F_{D} and F_{P} by <u>256</u>.

²⁾ Values for analog module with 12-bit resolution (n).

PAS 250/251 Rotation register, shift register and FIFO-stack register

PAS 250 Rotation and shift register

The 10-line instruction <u>PAS 250</u> can be used to define and process a rotation or shift register in the bit processor which is preferably assigned to the flag range - a register can of course be defined and processed using <u>readable</u> outputs, too. The PAS instruction is organised as follows:

1 2 3 4 5 6 7 8 9	PAS	(29) ØØ ØØ ØØ ØØ ØØ	25Ø SADD DADD NNN Ø Ø Ø	
9 1Ø		ØØ	Ø	J

	Activation of the parameter function Source address of register SADD Destination address of register DADD Width of the information (N bit)	1) 1) 2)	
>	NUL		

Depending on whether SADD or DADD is at the lower address the rotation or shift register is shifted upwards or downwards. The parameter function PAS $25\emptyset$ is executed independently of the ACCU state and does not influence the ACCU.

- ¹) Both SADD (source address) and DADD (destination address) are indexable.
- 2) The width of the information can be 1...255 bits. NNN = 1...255: Fixed value NNN = 256...511: The information N bit is contained in the respective counter.



A

PAS 251 Input into the FIFO register (First in - First out)

The $1\emptyset$ -line instruction <u>PAS 251</u> is used to write information of N bit into the FIFO register and to shift it to the last free space.

The size of the FIFO is defined by the <u>source address SADD</u> and the <u>destination</u> address DADD.The PAS-instruction is organised as follows:

1 2 4 5 6 7 8 9 1Ø	PAS	(29) ØØ ØØ ØØ ØØ ØØ ØØ	251 SADD DADD NNN Ø Ø Ø Ø	••••	Activation of the parameter function Source address of the register SADD Destination address of the register DADD Width of the register (N bit) NUL	1) 1) 2)
--	-----	--	--	------	---	----------------

SADD must always be on a lower address than DADD. The parameter function is executed independently of the ACCU state. <u>PAS 251</u>, however, does influence the <u>ACCU</u> (see two pages later).

1) Both SADD (source address) and DADD (destination address) are indexable.

²) The width of the register can be 1...255 bits.





The above figures show that in the FIFO-register a new value of N bit is stored on the last free space in the direction SADD ---> DADD.

In order to prevent information from being lost in the FIFO-register, make sure every time a new value is input that the FIFO is not yet full. If this is not done, the value last introduced will be replaced by the new value. In order to be able to carry out this test a <u>"busy" bit</u> is reserved in front of each register level. This bit will be "H", if the respective level is full.

It is sufficient to test the "busy" bit of the input level before every new input via PAS 251. Then make the right decision depending on the result.

44H



Proceed:

a) If the value last introduced does not have to be erased, check in advance whether SADD (busy bit) is "H".

SADD = H : FIFO full
SADD = L : free spaces in the FIFO

- b) The user now enters information of (N-1) bit at the input level and sets the bit "SADD" to "H".
- c) Execution of PAS 251. After PAS 251, SADD is automatically set to "L", provided that the FIFO is not yet full. It remains "H", if all register levels are full.
- d) Processing of the result after PAS 251:

ACCU = 1: No errors detected.

- ACCU = \emptyset : Faulty definition of the FIFO, PAS 251 was not executed.
- SADD = H: FIFO full. The input of another value replaces the value last introduced.

```
SADD = L: FIFO not full, i.e. free spaces for further information.
```

DADD - (N-1) = L: FIFO empty.

45H

Notes:







PART I INSTRUCTIONS OF WORD PROCESSOR, LEVEL 3 (only PCA232 or PCA231)

- I 1 Change to the word processor and instruction set of the word processor
- I 2 Arithmetic instructions
- I 3 Instructions for processing A-registers
- I 4 Overview of the transfer instructions
- I 5 Counting and skip instructions
- I 6 Various instructions

Ċ

PART I INSTRUCTIONS OF WORD PROCESSOR, LEVEL 3 (only PCA232 or PCA231)

I 1 Changing from word processor and instruction set of the word processor

NOP 1248 Changing from bit to word processor

The 5 bits available to the instruction code can be used to define only 32 instructions. With the key word NOP 1248 32 additional instructions of the word processor can be used.



NOP 1248 is always executed independently of the ACCU state.

NOP 1248 sets the ACCU = 1

Certain word processor instructions set the ACCU = \emptyset , if e.g. capacity limits are exceeded or in the case of division by \emptyset . By checking the ACCU state after EWP it can be determined whether the admissible limits were exceeded.

NOP W 1248 - Instruction for switching over to word processor, ACCU = 1LAC W 256 C256 in AØ EXG W C256 in A1 Ø Program part in CLA W Ø $A\emptyset = \emptyset$ the word processor DIV W Ø A1 : \emptyset ---> ACCU = \emptyset EWP W Ø - End of word processor JIZ Jump into error message routine

Remark: From NOP 1248 to JIZ no change from one parallel program to another occurs. This is important in the case of time-critical PPs, since the word processor programs are divided into smaller parts.

Instruction set of the word processor

Num. code	Mnemo code	Operand	Instruction	Description	Data format	
ØØ	NOP	1248		Change from bit to word processor ACCU set = 1		

Data transfer instructions

the second se						
Ø1	RRG	Rn	Read Register	Read word Rn and store it in R4	8 bits	i
Ø2	WRG	Rn	Write into Register	Write the word of R4 into Rn	8 bits	i
Ø3	RRE	Rn	Read Register and write in Elements	Read word Rn and store it in the 8 elements EnEn-7, addressed via A1	8 bits	i
Ø4	WRE	Rn	Write Elements into Register	Write Register Rn with elements EnEn-7, addressed via A1	8 bits	i
Ø5	LAR	Rn	Load AØ with Registers	Load register block Rn into AØ	5x8 bits	i
Ø6	SAR	Rn	Store AØ in Registers	Store AØ into register block Rn	5x8 bits	i
Ø7	LAC	Cn	Load AØ with Counter	Load AØ with counter Cn	BCD	i
Ø8	SAC	Cn	Store AØ in Counter	Store AØ in counter Cn	BCD	i
Ø9 1Ø	WEL WEU	En En	Write into elements Upper digit	Write $\begin{cases} R4 (10^{\emptyset}) \\ digit \\ R4 (10^{1}) \\ ments EnEn-3 \end{cases}$	4 bits	i
1	1	1			1	1

Counting and jump instructions

11	INR	Rn	Increment Register	Incr. BCD-value by 1 $\int > 99$	i
12	DER	Rn	Decrement Register	Decr. ∫ if result < Ø	i
13	SNC	Ø En	Skip if no "carry" Skip if En = ∅	Skip the next in- $\begin{cases} \text{"carry"} = \emptyset \\ \text{En} &= \emptyset \end{cases}$	i
24	SEW	Ø En	Skip to EWP if no "carry" Skip to EWP if En = ∅	Skip to EWP $\begin{cases} \text{"carry"} = \emptyset \\ \text{En} &= \emptyset \end{cases}$	i

(i) = indexable



Processing of arithmetic registers

14	CLA	Ø,1,2	Clear A	Clear register AØ or A1 or A2	
15	LAI	к	Load A immediately	If K ≤ 99> Load data into R4 If K = 1ØØ2Ø47> Load data into AØ	
16	DBN	ø	Decimal to Binary	Convert AØ decimal into AØ binary	
17	BND	ø	Binary to Decimal	Convert AØ binary into AØ decimal	
18	ROR	Ø, 1	Rotate Register	Rotate R4RØ, resp. RØR4	
19	ROA	Ø, 1	Rotate A	Rotate AØA2, resp. A2AØ	
2Ø	EXG	ø	Exchange A1 with AØ	Exchange A1 with AØ	
		Rn	Exchange A1 with RnRn-4	Exchange A1 with RnRn-4	i

Arithmetic instructions

25	СМР	En	Compare AØ with A1	Compare AØ with A1 A1 > AØ> En = 1 A1 = AØ> En-1 = 1 A1 < AØ> En-2 = 1	BCD	i
26	SQR	ø	Square Root from A1	A1> A1, only integers	BCD	
27	ADD	ø	Add AØ to A1	A1 + AØ> A1, "carry"	BCD	
		к	Add K to A1	A1 + K> A1, "carry" (K=12Ø47)	BCD	
28	SUB	ø	Subtract AØ from A1	A1 - AØ> A1, "carry"	BCD	
		к	Subtract K from A1	A1 - K> A1, "carry" (K=12Ø47)	BCD	
29	MUL	ø	Multiply A1 by AØ	A1 . AØ> A1, "carry"	BCD	
		к	Multiply A1 by K	A1 . K> A1, "carry" (K=12Ø47)	BCD	
3Ø	DIV	ø	Divide A1 by AØ	A1 : AØ> A1, Rest in AØ, "carry"	BCD	
		К	Divide A1 by K	A1 : K> A1, Rest in AØ, "carry" (K=12Ø47)	BCD	

Various instructions

ØØ	NOP	ø	No operation	No operation	
21	CLK	En	Clock source	Assignment of a timing pulse source	
22	SHI	Rn	Shift registers	Shift words as from R2Ø to Rn by one upwards	i
23	TXT	Txn	Text	Start of text output	i
31	EWP	ø	End word processor	End of the operation in the processor	

(i) = indexable

M

I 2 Arithmetic instructions

The arithmetic operations are executed exclusively between the A-registers A1 and A \emptyset or a constant K in the operand. A1 contains the passive operator. In A1 the result of the operation is stored, while A \emptyset remains unchanged (with the exception of division).



For the arithmetic operations the value must be available in <u>BCD-representa-</u> <u>tion. Positive and negative</u> BCD-values consisting of integers are processed up to a capacity of $\pm 10^{9}$ -1 ($\pm 999'999'999$). The preceding sign is placed before decimal 10^{8} and has the following meaning:

When a register block is read, all bit patterns deviating from \emptyset are fitted with a negative preceding sign.

For the data transfer, any bit patterns of 10×4 bits can be used.

ADD | Addition

ADD: Add AØ (or K) to A1

Mnemo code	Numerical code	Operand	Operation
ADD	27	Ø	A1 + AØ> A1
		K = 12Ø47	A1 + K> A1

Capacity: $\pm 999'999'999$ or $\pm (10^{9}-1)$

In case of "overflow", carry will be = 1 and ACCU = \emptyset . A1 contains only the remainder.

SUB <u>Subtraction</u>

SUB: Subtract AØ (or K) from A1

Mnemo code	Numerical code	Operand	Operation
SUB	28	Ø	A1 - AØ> A1
		K = 12Ø47	A1 - K> A1

Capacity: $\pm 999'999'999$ or $\pm (10^{9}-1)$

In case of "overflow", "carry" will be = 1 and ACCU = \emptyset . A1 contains only the remainder.

MUL Multiplication

MUL: Multiply A1 by AØ (or by K)

Mnemo code	Numerical code	Operand	Operation
MUL	29	Ø	A1 x AØ> A1
		K = 12Ø47	A1 x K> A1

Capacity of the result: $\pm 999'999'999$ or $\pm (10^{9}-1)$

In case of "overflow", "carry" will be = 1 and ACCU = \emptyset . A1 contains the maximum value of $\pm 999'999'999$.

DIV Division

DIV: Divide A1 by AØ (or by K)

Mnemo code	Numerical code	Operand	Operation
DIV	3Ø	Ø	A1 : AØ> A1
		K = 12Ø47	A1 : K> A1

Any remainder is stored in $A\emptyset$.

The "carry" is set to = 1 the ACCU = \emptyset in the case of division by \emptyset . In this case, the operation is not executed and all data remains unchanged. Capacity limit for the result: ±999'999'999.

SQR <u>Square root</u>

<u>SQR:</u> Square Root from A1

Mnemo code	Numerical code	Operand	Operation
SQR	26	ø	V∕A1> A1

Capacity limit /+999'999'999.

The result is output only in integers (e.g. $\sqrt{3} = 1$). The remainder is lost.

Higher accuracy is obtained by multiplying the radical by a multiple of $1\emptyset\emptyset$ (e.g. $\sqrt{3'}\emptyset\emptyset'\emptyset\emptyset$ = 173).

If the square root of a negative number is extracted, "carry" is set = 1 and ACCU = \emptyset . A1 contains the unchanged negative radical.

CMP Compare the numerical values A1 and AØ

CMP: Compare A1 with AØ (A1 - AØ)

Mnemo code	Numerical code	Operand	Operation
СМР	25	Element address En = 2999(i)	A1 > AØ> En =1, carry=Ø A1 = AØ> En-1=1, carry=Ø A1 < AØ> En-2=1, carry=1

(i) = indexable

The result of the comparison operation is output directly onto 3 element addresses (flags or outputs), thus supplying the respective information to the process. The operation does not change the registers A \emptyset and A1.

The comparison takes into account the preceding sign up to $\pm 999'999'999$ or $\pm (10^9-1)$ respectively. E.g. +3 is greater than -500.

I 3 Instructions for processing A-registers

CLA <u>Clear register AØ, A1 or A2</u>

<u>CLA:</u> Clear A

Mnemo code	Numerical code	Operand	Description	
CLA	14	Ø or 1 or 2	Clear AØ, A1 or A2	

LAI Load register AØ with constant K

LAI: Load AØ immediately

Mnemo code	Numerical code	Operand	Description
LAI	15	К (Ø2Ø47)	K = Ø99> only R4 is loaded K = 1ØØ2Ø47> entire AØ is loaded

If the constant is e.g. 57, only R4 will be loaded, RØ to R3 remain unchanged.

If the constant, however, is e.g. 225, the entire A \emptyset will be loaded, i.e. the 7 decimals before the number 225 are filled with zeroes.

DBN, BND Conversion from decimal ---> binary or binary ---> decimal

DBN, BND: Decimal to binary, binary to decimal

Mnemo code	Numerical code	Operand	Description
DBN	16	Ø	Convert AØ decimal> AØ b`inary (capacity limit ±999'999'999)
BND	17	Ø	Convert AØ binary> AØ decimal (capacity R4 to R1)

All arithmetic operations are executed correctly with the numbers in BCD-representation. If, e.g. purely binary values are loaded from analog inputs, they must be converted to BCD-representation before continuing processing. The contrary is the case with the output of data to analog outputs.

ROR <u>Rotate registers</u>

<u>ROR:</u> Rotate Registers

Mnemo code	Numerical code	Operand	Description
ROR	18	Ø	Rotate R4->R3->R2->R1->RØ->R4
		1	Rotate RØ->R1->R2->R3->R4->RØ

The function of these instructions is evident from the overview at the beginning of the following chapter.

ROA <u>Rotate A</u>

ROA: Rotate A

Mnemo code	Numerical code	Operand	Description
ROA	19	Ø	Rotate AØ -> A1 -> A2 -> AØ
		1	Rotate A2 -> A1 -> AØ -> A2

EXG Exchange A1 with AØ or with register block Rn-4...Rn

EXG: Exchange A

Mnemo code	Numerical code	Operand	Description
EXG	2Ø	Ø	Exchange A1 with AØ
-		Rn from 14999 (i)	Exchange A1 with Rn-4Rn
			R9 <> Rn R8 <> Rn-1 R7 <> Rn-2 R6 <> Rn-3 R5 <> Rn-4

(i) = indexable

8I



Processing of the arithmetic registers

elements

1Ø

WEU

En

18	ROR	Ø, 1	Rotate Register	Rotate R4RØ, bzw. RØR4	
19	ROA	Ø. 1	Rotate A	Rotate AØA2, bzw. A2AØ	
2Ø	EXG	ø	Exchange A1 with AØ	Exchange A1 with AØ	
		Rn	Exchange A1 with RnRn-4	Exchange A1 with RnRn-4	i

digit

R4 (101)

En...En-3

digit

Upper

(i) = indexable

4 bits

i

The previous overview clearly explains the function of all instructions. The transfer of data is not only possible within the word register, data can also be transferred to the counter and bit register.

Various instructions with word lengths of 4, 8 or 40 bits are available. In general, the data will have BCD-format. Purely binary data, however, can be exchanged among all other registers, with the exception of the counter register. For arithmetic processing, however, the data to be processed must have BCD-format (see DBN or BND).

RRG, WRG Data transfer between Rn and R4

RRG: Read Register (Rn)

WRG: Write into Register (Rn)

Mnemo code	Numerical code	Operand	Description
RRG	Ø1	Rn from	Read word Rn (8 bits) and store it in R4
WRG	Ø2	Ø999(i)	Write the word of R4 (8 bits) into Rn

The data format can be BCD or binary.

LAR, SAR Data transfer between register block Rn...Rn-4 and AØ

LAR: Load AØ with Registers

SAR: Store AØ into Registers

Mnemo code	Numerical code	Operand	Description
LAR	Ø5	Rn from	Load AØ with register block RnRn-4 (5 x 8 bits)
SAR	Ø6	9999(i)	Transfer AØ into register block RnRn-4 (5 x 8 bits)

Contrary to the instructions RRG and WRG complete register blocks of 5 x 8 bits or 9 BCD-numbers including preceding sign are transferred here. The data can also have purely binary format.

As mentioned before, the name of the operand Rn implies that the whole register block Rn...Rn-4 is contained. For the sake of clearness it is recommended to divide the word register into block of 5 and to use only end addresses ending with 4 or 9 for these instructions.

EXG: Exchange A1 with register block Rn...Rn-4: see I 3

LAC, SAC Data transfer between counter register Cn and AØ

LAC: Load AØ with Counter (Cn)

SAC: Store AØ into Counter (Cn)

Mnemo code	Numerical code	Operand	Description
LAC	Ø7	Cn from	Load AØ with counter Cn
SAC	Ø8	256511(i)	Store AØ into counter Cn

The data transferred from AØ to Cn must have BCD-format. The data stored in AØ transferred from Cn has BCD-format, too. Observe the capacity limit of Cn = 65'535. Therefore, the preceding sign of AØ cannot be taken into account.

The counter register is basically used by the counters and timers which can be activated in the bit processor. The instruction LAC is used to read out and transfer counter and current timer values. If, however, a timer value of $A\emptyset$ is to be adopted, the program must be organised as follows:

SAC	256	Transfer AØ> C256 (to counter register!)
٩	•	
EWP	ø	
0	۰	
STR (14) 31	256 256	Transmission of the value and simultaneous activation as timer

WEL, WEU Transfer of 1 BCD-digit to elements (En)

WEL: Write Elements with lower Digit

WEU: Write Elements with upper Digit

Mnemo code	Numerical code	Operand	Description
WEL	Ø9	En from	Write into elements $\int R4(10^{\circ})$
WEU	1Ø	3999(i)	EnEn-3 the digit of $\int R4(10^{1})$

This instruction allows the output of numbers digit by digit (4 bits) directly to flags or outputs, which are required e.g. for multiplex output to external displays.

The 4 digits can have both BCD-format and any other bit pattern.

RRE, WRE <u>Transfer of register words Rn to elements En</u>

RRE: Read Register and write in Elements

WRE: Write Register with Elements

Mnemo code	Numerical code	Operand	Description
RRE	Ø3	Rn from Ø999(i)	Read word Rn (8 bits) and store it in the elements EnEn-7. En is addressed via A1.
WRE	Ø4	Rn from Ø999(i)	Write the contents of the ele- ments EnEn-7 (8 bits) in re- gister word Rn. En is addressed via A1.

Before using this instruction the element address En must be in A1. Only the numbers of the registers R9 and R8 are relevant for this address.

I 5 Counting and skip instructions

INR, DER Decrementing or incrementing the register value by one

INR: Increment Register by 1

DER: Decrement Register by 1

Mnemo code	Numerical code	Operand	Description
INR	11	Rn from Ø999(i)	Increment BCD-value Rn by 1 and set "carry", if result > 99
DER	12		Decrement BCD-value Rn by 1 and set "carry" if result < Ø

Together with SNC these instructions serve to form BCD-counters of any size within the register Rn.

 (\mathbb{R})

SNC Conditional skip of the next instruction

SNC: Skip if no carry

6...

Mnemo code	Numerical code	Operand	Description	
SNC 13		Ø	Skip the next instruction if "carry" = Ø	
		En (i)	Skip the next instruction if En = L	

By using this instruction together with INR and DER, counting cascades can be constructed.

SEW | Conditional skip of several instructions until EWP or NOP 1248

SEW: Skip to EWP or to NOP 1248

Mnemo code	Numerical code	Operand	Description
SEW	SEW 24 Ø		Skip to EWP or NOP 1248 if "carry" = Ø
		En (i)	Skip to EWP or NOP 1248 if En = L

When "carry" = 1 or En = "H" the instruction SEW has no effect on program execution. However, if "carry" = \emptyset or En = "L", the instructions following SEW ignored. EWP causes switching over to the bit processor while working in the word processor is continued due to NOP 1248.

(i) = indexable

I 6 Various instructions

CLK |

Assignment of a timing pulse source

CLK: Clock Source

Mnemo code	Numerical code	Operand	Description
CLK	21	En	Assignment of a timing pulse source to the clock register
		Ø999	Acts on sec-register
		10001999*	Acts on min-register
		2000	Reassignment to internal clock

*) If 1000 is added to the element address (do not confuse with indexing), the register of the minutes is activated.

The instruction CLK is used to supply the clock by an external pulse source (e.g. main clock) via a PLC-input. Depending on the operand the pulses act on the sec- or min-register. The pulse itself must have a pulse or pause length of 125ms (max. 4Hz). If the assignment via CLK is missing, stepped addressing of the clock from the internal "clock" or from module R27 is effected automatically. The operand 2000 is used to re-establish this state.

SHI Shift register

SHI: Shift Register

Mnemo code	Numerical code	Operand	Description	
SHI	22	Rn 21999(i)	Shift register words (8 bits) by 1 address upwards to Rn starting with R2Ø	

The overview at the beginning of this chapter contains the function of the instruction. It is used to form one-bit or multibit shift registers.

After shifting, the information on R2 \emptyset is not changed and rests on R2 \emptyset , while the information on Rn is lost.

TXT <u>Start of text output</u>

TXT: Text

Mnemo code	Numerical code	Operand	Description
ТХТ	23	TXn from	Start of text output
		Ø818 (i)	

The text with the text number TXn is output via the serial data interface until the character NUL (in the text) is found. Details see K 5.



No operation

NOP: No Operation

Mnemo code	Numerical code	Operand	Description
NOP	ØØ	Ø	No operation

Like in the bit processor instruction set NOP \emptyset results in empty lines in the program part of the word processor. These are executed, but they have no effect on the program.

EWP End of operation in the word processor

EWP: End Word Processor

Mnemo code	Numerical code	Operand	Description
EWP	31	Ø	End of operation in the word processor

Each program part in the word processor starts with the bit instruction NOP 1248 and ends with EWP \emptyset . At these points shifting to the relevant instruction set is effected.

SAIA'PLC Programmable controllers

SAIA [®] PLC Programmable controllers		SAIA	
			Ö
Notes:			





PART K TEXT OUTPUT AND COMMUNICATION

- K 1 The serial data interface
- K 1.1 What is a serial data interface?
- K 1.1.1 What is the ASCII code?
- K 1.1.2 Serial data transmission, baud rate, parity
- K 2 The 20mA current loop (also called TTY, line current or current loop interface)
- K 2.1 PCA2.M22 and M32
- K 2.2 PCA14 and PCA02
- K 3 Function of the error lamp
- K 4 Assignment of the interface
- K 5 Text input/output
- K 5.1 Organisation of the text memory
- K 5.2 Output of a text
- K 5.3 Input of texts
- K 5.4 Text input/output using 8 bits
- K 6 Data exchange via serial data interface
- K 6.1 Introduction, communication modes
- K 6.2 Definition of mode C
- K 6.2.1 Mode C assignment
- K 6.3 Definition of mode N
- K 6.3.1 Mode N assignment
- K 6.3.2 Mode N telegrams
- K 6.4 Definition of mode P
- K 6.4.1 Mode P assignment
- K 6.4.2 Mode P telegrams
- K 6.4.3 Writing of data to PCA
- K 6.4.4 Reading out data via the PCA
- K 6.5 Assignment of combined modes
- K 6.6 Overview of the PAS 100 operation variants
n State of State State of State of State State of State of State State of State

PART K TEXT OUTPUT AND COMMUNICATION

<u>K 1 The serial data interface</u>

The serial data interface of the PCA can be used for the following functions:

- Output of texts from the text memory (TEXT mode)
- Input of texts by means of a peripheral unit into the text memory (EDITOR mode)
- Exchange of single ASCII characters with another system (mode C)
- Exchange of numerical data according to DIN 66Ø19 (mode N)
- Direct access to PLC data such as elements, counters, registers, program lines according to DIN 66Ø19 (mode P)

K 1.1 What is a serial data interface?

If you are familiar with the expressions ASCII code, baud rate, parity bit, RS232c and 20mA current loop, you may proceed to section K 2. If you are not, the following information should be read with special care.

Nowadays, most peripheral units and computers have interfaces corresponding to well-known standards such as EIA RS232c, CCITT V.24, DIN 66020 or 66259; problems may nevertheless arise during the connection of these units. The reason for this is that all these "standards" leave considerable lattitude for individually required specifications.



As the figure shows, the following questions arise just as regards hardware:

- What type of connector (number of pins, male/female) is used?
- Connector pin assignment?
- Are control and signalling lines required in addition to data lines?
- Cable dimensioning?

Among others, the following questions regarding the characteristics of the devices have to be answered:

```
Baud rate?
No. of stop bits?
Parity?
Full or half-duplex?
Which is the active unit (i.e. supplies the current of 2ØmA)? etc.
```

K 1.1.1 What is the ASCII code?

In computer science informatics only " \emptyset " and "1" are used as electric signals. If numbers or other characters are to be presented electrically, it is necessary to use a combination of several bits. With 7 bits $2^7 = 128$ characters or numbers can be represented. The ASCII code arranges these 128 characters in a table and subdivides them into so-called "cases". In the "control case" there are 32 control commands such as "CR" = Carriage Return, "LF" = Line Feed, etc.

The "symbols case" contains 32 graphic characters and the decimal numbers. The "upper case" contains the capital letters and the "lower case" the small letters.

The table shows the characters decimally numbered from \emptyset to 127. These decimal numbers are used for text input via the P \emptyset 5 programming unit. They can also be represented as hexadecimal numbers, from \emptyset to 7F.

The English meaning of the "control case" is listed as follows:

Controls:

(Ø)	NUL : Null (blank)	(8)	BS	: Back Space
(1)	SOH : Start of Heading	(9)	HT	: Horizontal Tabulation
(2)	STX : Start of Text	(10)	LF	: Line Feed
(3)	ETX : End of Text	(11)	VT	: Vertical Tabulation
(4)	EOT : End of Transmission	(12)	FF	: Form Feed
(5)	ENQ : Enquiry	(13)	CR	: Carriage Return
(6)	ACK : Acknowledgement	(14)	SO	: Shift-Out
(7)	BEL : Bell	(15)	SI	: Shift-In
(16)	DLE : Data Link Escape	(24)	CAN	: Cancel
(17)	DC1 : Device Control 1	(25)	EM	: End of Medium
(18)	DC2 : Device Control 2	(26)	SUB	: Substitute
(19)	DC3 : Device Control 3	(27)	ESC	: Escape
(2Ø)	DC4 : Device Control 4	(28)	FS	: File Separator
(21)	NAK : Negative Acknowledgement	(29)	GS	: Group Separator
(22)	SYN : Synchronous Idle	(3Ø)	RS	: Record Separator
(23)	ETB : End of Transmission Block	(31)	US	: Unit Separator

~					_						
	80	97 BE	85	⁰ 00	⁰ ø ₁	⁰ 1	Ø ₁	¹ 00	¹ Ø ₁	¹ 1 0	¹ 1 1
B4	83	B2	81	CONT	ROL	SYME	BOLS	UPPI	ERCASE	LOWEI	RCASE
Ø	ø	ø	ø	NUL	DLE 16	SP 32	0 48	@ 64	Р 80	۱ 96	P,112
Ø	ø	Ø	1	SOH	DC1_17	! 33	. 1	A 65	Q 81	a ₉₇	q _{,13}
Ø	Ø	1	Ø	STX 2	DC2	11 34	2 50	B 66	R 82	b 98	r 114
Ø	Ø	1	1	ETX 3	DC3	# 35	3 51	C ₆₇	S 83	C 99	S 115
Ø	1	Ø	Ø	EOT	DC4	\$ 36	4 52	D 68	T 84	d	t 116
ø	1	ø	1	ENQ	NAK	%	5	E 69	U 85	e 101	U 117
Ø	1	1	ø	ACK	SYN 22	& 38	6	F 70	V 86	f 102	V 118
Ø	1	1	1	BEL	ETB	/ 39	7 55	G	W 87	g 103	W 119
1	ø	ø	ø	BS	CAN	(40	8 56	Η 72	X 88	h	X 120
1	ø	ø	1	HT	EM 25)	9 57	73	Y 89	i 105	y 121
1	ø	1	ø	LF	SUB	* 42		J 74	Z	j 106	Z 122
1	ø	1	1	VT	ESC 27	+ 43	° 59	K 75	[91	k 107	{
1	1	ø	ø	FF 12	FS 28	9 44	< 60	L 76	\ 92	108	124
1	1	Ø	1	CR ₁₃	GS 29	- 45	= 61	M 77] 93	M 109	}
1	1	1	ø	SO ₁₄	RS 30	• 46	> 62	N 78	∧ 94	П 110	$\sim_{_{126}}$
1	1	1	1	SI 15	US 31	47	? 63	0 79	<u> </u>	0	RUBOUT (DEL) 127
				·				<u> </u>	ر	<u></u>	
						<u> *</u>					

ASCII CODE CHART

The two characters of the "character case":

SP (no. 32) = Space DEL (no. 127) = Delete or rubout (erase)

*) In most peripheral units the "control case" characters are obtained by simultaneously pressing the CTRL -key and the corresponding "upper case" character. For example, "FF" = Form Feed (no. 12) is obtained by simul-taneously pressing CTRL and L ---> CTRL/L.

6.12

<u>K 1.1.2</u> Serial data transmission, baud rate, parity

As is shown in the ASCII table, the binary value 1000101 (decimal value 69D) corresponds to the character E. The binary value can be transmitted as a serial signal via an electric line. The format and electric level for transmission are defined in RS232c. In order to determine the beginning and the end of a character, a start bit (as space) is transmitted at the beginning and a stop bit (as a mark) at the end. Two stop bits are only required for 110 bauds.

The "standard" resp. use of the 20mA current loop corresponds to that of RS232c.



The transmission speed resp. the number of bits transmitted per second is designated as <u>baud rate</u>. The following baud rates are standard:

11Ø, 15Ø, 3ØØ, 6ØØ, 12ØØ, 24ØØ*, 48ØØ*, 96ØØ* bauds.

If 11 bits are used for the entire bit format, max. 10 ASCII-characters are transmitted per second at a transmission speed of 110 bauds, at 9600 bauds about 1000 characters per second.

To check the transmitted characters a <u>parity bit</u> can be added to the 7 bits. This parity bit is usually selected in such a way that the number of ones within the 8-bit sequence is even in the case of a synchronous transmission (see figure). If the receiver detects an odd number, a transmission error has occured.

*) In order to obtain higher baud rates the user program needs to be organised correspondingly (checking with the PCA ASSEMBLER program "RTA" is recommended). K 2 The 20mA current loop

(also called TTY, line current or current loop interface)

The electric signal for representation of the logic " \emptyset " or "1" may be a voltage or a current. According to the standard RS232c or V.24, a \pm voltage of 15V is necessary. Although this interface is the most common one, it has major disadvantages in industrial applications:

- No opto-isolation is possible between transmitter and receiver.
- Because of susceptibility to interference, connections of more than 15m are not allowed.

The current loop allows on the other hand:

- The possibility of transmitting 20mA directly to optocouplers, thus providing opto-isolation between transmitter and receiver.
- Interference-safe transmission for line lengths up to 1000m.
- Transmission speed is limited to max. 9600 bauds (this is of minor importance in the case of PLC).

For a current loop interface it must always be determined which side provides the current. This so-called active side is galvanically connected to the line, with the passive side is separated via optocouplers.

K 2.1 PCA2.M22 and M32

The interface can be made "active" or "passive" by reinserting the multiple connector (see PCA2 Hardware), thus adapting it to the peripheral unit. The connecting cable PCA2-peripheral equipment must be designed according to the following figure.



K 2.2 PCA14 and PCAØ2

These two types allow connecting the serial interface (20mA current loop) via pluggable screw terminals. The PCA can be made active or passive by corresponding wiring. It is also possible to make only the transmitter active, the receiver, however, passive.

Except for the different terminal designation, PCA14 and PCAØ2 are completely compatible concerning hardware as well as software.

Terminal assignment

Connection diagram



<u>PCAØ2</u>



corresponding terminals on PCA14



V A

Connection diagrams (PCA14 and PCAØ2)

 $\left(\left[\frac{1}{2} \right]_{i} \right]$

The following diagrams only refer to the PCA14. Due to the PCA \emptyset 2 terminal configuration on the previous page, it becomes evident how the PCA \emptyset 2 can also be connected in all three ways.



K 3 Function of the "error"-lamp of the operating panel The "error" lamp will light up, if: a) there is a wrong <u>character</u>, i.e. parity wrong, framing or overrun b) the <u>telegram</u> is wrong, i.e. - STX is not the first character - the telegram contains either forbidden or too many characters - BCC is wrong c) the circuit is interrupted. The "error" lamp <u>goes out</u> on each cycle of seconds (or every 1/10ms, if the time base 1/100s has been selected).

K 4 Assignment of the interface on the PCA CPU

It is evident from the instruction that not only the correct connector cable and connectors must be selected for a serial exchange of data, also the various transmission parameters of the two communicating units must be determined and match. In the case of the PCA the transmission parameters are determined by the <u>PAS $1\emptyset\emptyset$ </u> instruction.

PAS 100 heads a 10-line instruction, the function of the various lines being as follows:

Line 1:	PAS	(29)	1ØØ	i	Activation of the interface
2:		ØØ	XXXX	÷	Baud rate, parity and stop bits
3:		Øx	XXX	i	Text busy flag (TXB)
4:		n	XXX	÷	Receive Buffer busy Flag (RBY)
5:		n	XXX	÷	Transmit Buffer busy Flag (TBY)
6:		Øx	d	;	Block Check Character
7:		ØØ	Ø)	
8:		ØØ	Ø		NUL
9:		ØØ	Ø	ſ	
1Ø:		ØØ	Ø	J	

PAS 100 is normally assigned at the beginning of a program and is consequently processed only once.

If an assigned mode (C, N, P) must be changed, corresponding reassignment can be effected in the user program.

Program line 1: PAS 100

Line 2: Baud rate, parity and stop bits

The operand of the 2nd line contains the sum of the following parameter values. The code is always $\emptyset \emptyset$.

Parameter		Constant to be	e added
Baud rate: 110 bauds 150 bauds 300 bauds 600 bauds 1200 bauds 2400 bauds* 4800 bauds*		Ø 1 2 3 4 5 6 7	
No. of data bits	7	ø	
per character:	8	32	
Parity generation and check:	passive	ø -	*) In order to obtain high
	active	128	baud rates a program
If parity active:	odd	ø	periods between two PPs
	even	256	is required.
No. of stop bits:	1 bit 1 1/2 bits 2 bits	512 1Ø24 1536	ASSEMBLER "RTA" is recommended.

10K

Example:	12ØØ bauds 7 data bits Parity, active Parity, even 1 stop bit	4 Ø 128 256 512	
	Total	9ØØ ===	≙ operand of 2nd line

Line 3: Text Busy Flag (TXB)

 $\emptyset\emptyset$ in the code applies to the general application of the data interface. $\emptyset1$ in the code activates the editor for the text input via the serial interface (see K 5.3).

The address of a flag or output, which is "H" as long as text is output, must be in the operand. On termination of the text output, this element (busy signal) is "L" again.

Thus, it is possible to finish the output of a text before starting another one.

If a text is to take priority (e.g. an alarm message), the current text can be interrupted at any time, without interrogation of the "busy" element to provide space for the priority text.

Line 4 and 5: Receive/transmit buffer

The size of this buffer is determined in the code, the address of the busy flag is in the operand. For further details refer to chapter K 6.

Line 6: Block check character (BCC)

Transmission reliability for transmissions according to DIN $66\emptyset19$ may be increased by determining a block check character. For details refer to chapter K 6.3.



(12)

K 5 Text input/output

<u>K 5.1</u> Organisation of the text memory

According to the hardware description, the text memory is part of the user memory. 4K user memory correspond to 818 texts of 10 characters, i.e. 8K charakter.

Each text beginning can be addressed between $Tx\emptyset...Tx818$. The first character has the character no. \emptyset . The end of the text must always be the character \emptyset (ASCII symbol NUL). Longer texts may consist of as many text numbers as desired.



K 5.2 Output of a text

All level-2 processors use the PAS 23 instruction. On level 3 (PCA231 and 232) the instruction TXT is available in the word processor. The effect is exactly the same. Both instructions are always executed independently of the ACCU-state and do not influence the ACCU.

Both the <u>bit processor</u> instruction

and the word processor instruction (only PCA231/232)

TXT (23)375 (i)

PAS (29) 23 ØØ 375 (i)

output the text starting with text no. 375 to the "NUL" symbol. The output is effected via the serial interface (2@mA current loop). To ensure reliable transmission, the appropriate <u>parameters</u> must be determined and programmed before:

- The active/passive current loop is determined by the hardware via the selectable connector on the CPU PC-board (see Hardware manual).
- The transmission parameters such as BAUD rate, parity, etc. must be programmed in the 2nd line of the PAS 100 instruction in the user program (see previous section).
- By means of the PAS 100 instruction an element (flag or output) is determined in the 3rd line; this remains "H" as long as text is being output; the "busy" element TXB is "L" again on termination of the text output.
- In the 4th and 5th line of the PAS $1 \emptyset \emptyset$ instruction, elements must be addressed which are usually always "L".

Example:

Suppose text "SAIA AG CH-328Ø MURTEN" is at text no. 375. It must be output to a terminal by closing contact I7.

The corresponding program is the following:

$ \begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ \end{array} $	PAS STH DYN JIZ WIH PAS JMP Text the	(29) ØØ ØØ ØØ ØØ ØØ ØØ (Ø1) (Ø9) (22) (25) (29) ØØ (20) output i	100 902 32 254 254 0 0 0 0 7 400 11 32 23 375 11 	Interface assignment Parameter for terminal* Busy display (TXB) the higher address of 2 elem permanently remains "L" (254 NUL Wait for contact 7 Wait for text output Text output as from no. 375	ents which and 253) NOP (ØØ) W 1248 TXT (23) W 375 EWP (31) W Ø JMP 2Ø 11 Text output in the word processor
*) 4800 bauds, 7 bits, parity active and even, 1 stop bit (i) = indexable					

K 5.3 Input of texts

Texts are introduced into the RAM text memory in the user program which is located on the <u>lower plug-in location</u>.

On input and checking of the texts, the RAM contents can be copied in the same way user programs are copied.

If a certain text section is to be copied, the text numbers must be converted into step addresses as follows:

Starting text no. $x5 \Leftrightarrow$ starting step address Destination text no. $x5 (+4) \Leftrightarrow$ destination step address

Example:

Starting text no. $15\emptyset \triangleq$ starting step address 75Ø (15Ø x 5) Destination text no. $2\emptyset\emptyset \triangleq$ destination step address $1\emptyset\emptyset4$ ($2\emptyset\emptyset$ x 5 + 4)

Special characters

In addition to normal texts, the text memories can also contain special characters, by which registers may be read out and, in combination with clear text, enhanced to provide communication logs or graphic representations.

Except for the character "NUL" $(\emptyset)^*$, which marks the end of the text, all symbols of the ASCII chart from 1...127 (1...7F hex) can be used. They are generally transmitted without being modified except for the special character \$, followed by 1 to 4 characters.

If 8 bits per character are used, the ASCII-characters 128...255 may be output, the effect of which depends on the connected terminal.

*) The ASCII symbol "NUL" can be generated on most terminals by CTRL/@.



Meaning	of	the	special	characters

Character sequence in text memory		Character sequence in the form it is output		
Alphanum. input	Input with PØ5 (dec. no.)			
\$\$	36, 36	\$		
\$C Cn *	36, 67,	Contents of counter register Cn, 5 decimal numbers <u>without</u> suppression of preceding zeroes.		
\$c Cn *	36, 99,	Contents of counter register Cn, 5 decimal numbers <u>with</u> suppression of preceding zeroes (spaces).		
\$A Rn *	36, 65,	Contents of register block Rn, as 10 decimal num bers <u>without</u> suppression of preceding zeroes **		
\$a Rn*	36, 97, ***	Contents of register block Rn, 9 decimal numbers (with preceding sign, if negative) <u>with</u> suppression of preceding zeroes (spaces) **		
\$R Rn *	36, 82,	Contents of the register word Rn, 2 decimal numbers **		
\$r Rny	36, 114,	Contents of the LOWER resp. UPPER part of the register word, 1 decimal number, $y = \emptyset$ > LOWER, $y = 1$ > UPPER **		
\$E En *	36, 69,	States of the 8 elements EnEn-7 8 characters 1 or Ø		
\$e En *	36, 1Ø1,	Output of ASCII characters which is formed by the 7 or 8 elements EnEn-7		
\$S En*	36, 83,	If element En = "H", character "-" is output If element En = "L", character "+" (PCA14) or "space" (PCA232) is output		
		Contents of date-time:		
\$T	36, 84	: 22 : Ø6 / 13 : 3Ø : 42 Week Day Hour Min. Sec. (22.) (SAT)		
\$H	36, 72	83 - Ø6 - Ø4 / 13 : 3Ø : 42 Year Month Day Hour Min. Sec.		
\$D	36, 68	83 - Ø6 - Ø4 Year Month Day		

**) see next page
**) see next page
***) only possible with PCA231/232

\$_xxx 1)	36,_,	Repeated output of the character immediately following \$, as many times as determined in xxx:
		 - xxx ≤ 127 Repetition according to xxx
		 xxx = 256319 or 511 Repetition corresponding to the content of the respective counter (max. 127)
L		Character to be repeated. All ASCII symbols (incl. NUL) may be used - except for the following which initiate functions: \$, C, c, D, E, e, H, L, T, U, A, a, R, r
\$L xxx 2)	36, 76,	Jump to text no. xxx and storage of the jump address (text subroutine analog JMS)
\$U ·	36, 85	Jump back to starting text (analog to RET, whereas only 1 level is allowed). 3)

Part L Examples 1,2,3,4 and 11

- ¹⁾ Three digits must always be entered for Cn, Rn, En or xxx, eg. Ø27.
 ²⁾ If words of 4 bits in BCD-representation reach values between 1Ø and 15, the following characters are output:
- 10 ---> : 11 ---> ; 12 ---> < 13 ---> = 14 ---> > 15 ---> ?
 3) 3 subroutine levels are admissible from certain firmware versions onward: PCA02: V6.132; PCA14: V6.034; PCA222: V6.230.

Text input:

There are two ways of entering texts into the text memory via the hardware:

- a) by using the programming units P1Ø/PØ5 or P21 connected via the 25-pin connector "PGU".
- b) by using a peripheral unit with current loop interface which is connected to the connector "DATA LINES".
- a) <u>Text input via programming unit PCA2.P10/P05</u>

The programming unit is connected by means of the PGU-connector. Set operating mode selector switch to TEXT. The input is effected similiarly to PROG.

e.g. The text "SAIA AG CH-328Ø MURTEN" must be entered using text start number 375.

	Text numb	er	Numbe in de	er of the cimal fo	ASCII-code rm	
	Char.	no.			Text	
A	3750 *	E	83	Ε	S	
	(3751)**		65	Ε	А	
	(3752)		73	E	I	
	(3753)		65	Ε	А	
	(3754)		32	Ε		
	(3755)		65	Ε	А	
	(3756)		71	Ε	G	
	(3757)		32	E		
	٠		٠	٠	٠	
	•		•	•	•	
	(3776)		13	Ė	"CR"	
	(3777)		1Ø	Ε	"LF"	
	(3778)		Ø	+	"NUL" = End	of text

*) Please note that the character number is entered, i.e. for text start 375 ---> 3750.

**) The following character numbers do not have to be input. They are displayed automatically.

b) Text input via a peripheral unit with current-loop interface

Once cable dimensioning has been completed and the transmission parameters have been determined, the peripheral is connected to the DATA LINES connector. The programming unit P \emptyset 5 must be connected, the PCA <u>must neither be on RUN nor on</u> BREAK mode.

Software conditions:

The user must make sure that the CPU has executed the 10-line PAS 100 instruction, the 3rd line of which contains the operation code 01. The CPU then has all received characters processed by its text editor (see the following application example).

Meaning of special characters of the text editor

The text editor may be in two different operating modes:

- text display mode
- text input mode

- Text display mode

With the aid of some special instructions it is possible, in this mode, to display the entered text on a screen or to jump to various positions in a text by means of the "pointer".



(0) 375

(Ø) 376

(Ø) 375

(Ø) 376

>

+

Input of a text number Txn followed by "CR" (only the last 3 digits are significant). The "pointer" is thus set to the beginning of text no. Txn and the corresponding text number with contents (10 characters) is displayed.

The pointer is shifted by one position to the right in the character number. By keeping the key depressed, this process is repeated several times*. The stored text is then continuously output without any lines in between.

The pointer is skipped to the beginning of the next higher text address. Keeping the key depressed causes repeat function*. The stored text is then continuously output without any lines in between.

*) The repeat function depends on the peripheral unit.

23

1234

1

n

**) The PCA232 requires a 4-digit input, which means that for text 375 --> Ø375 must be entered.



$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	The pointer is skipped upwards to the beginning of the next lower address. Keeping the key depressed causes repeat function*. The text is then output in reverse direction and displayed with 1 line in between each.			
L (\$\phi\$) 375 (\$\phi\$) 376	The pointer is shifted to the beginning of the current text number with its contents being output.			
	Change to text input mode.			
Toxt input mode				
The text input mode is activa been selected it is possible of the typewriter keyboard.	ted via CTRL/T. After a text start number has to enter the current text in this mode by means			
	If this character is entered before "CR", "CR" is adopted by the text as carriage return instruction, no change to text display mode.			
BS	The PCA232 allows correcting incorrect inputs with "BS" (Back Space), i.e. the character in the cursor position is deleted.			
CR or CTRL/M	The characters "CR" and CTRL/M are identical and cause changing to the text display mode.			
Please note: On termination o <u>exit</u> this mode b operation is sta	f the editor function, you <u>absolutely have to</u> y depressing <u>"CR"</u> before any other rted.			
Example: Input of a text via	peripheral unit starting with text no. 30.			
The assignments of the parallel programs and PAS 100 with the operational assignment of the data interface will normally be at the beginning of the program.				
A second block with PAS 100 which is used for the text input, should be programmed at the end of the program memory, e.g. as from step 4001 followed by the 2-line instruction PAS (29) 23 ØØ 30.				
Then in operating mode STEP:				
- jump to address 4001 to activate the text editor. - display previously entered text for checking.				
 *) The repeat function depends on the peripheral unit. **) The PCA232 requires a 4-digit input, which means that for text 375> Ø375 must be entered. 				

Activation of the data interface for text input via editor: Parameter for 4800 bauds, 7 bits, parity even, 4001 PAS (29)100; 4ØØ2 ØØ 9Ø2 1 stop bit (1) for text editor; 63 for Text Busy (TXB) the higher address of 2 elements which 4003 (ØÌ) 63 4004 ØØ 254 4005 ØØ 254 permanently remains "L" (254 and 253) ſ 4006 ØØ Ø NUL • 4Ø1Ø ØØ Ø 4Ø11 PAS (29)23 4012 ØØ 3Ø__ Output text no. 3Ø JMP $(2\overline{0})$ 4Ø13 Ø 4Ø14 ØØ 4Ø11-The following text is to be entered as text no. 30: SAIA-PLC **CROWNED WITH PCA232** Procedure: 1) Connect PØ5 programming unit to PROG UNIT and set mode selector switch to "STEP". 2) Jump to the start of the assignment by depressing [A] 4001 [+] on the P05 programming unit. 3) Depress [+] for execution of the assignment to step address 4011. 4) Enter $\emptyset 3 \emptyset$ "CR" via the peripheral unit. Display on the screen Description (key inputs are underlined) <u>Ø3Ø</u> <u>"CR"</u> ** With a non-cleared text memory the displayed text is randomized. A point Ø3Ø:.A.B. . . . 0~0~0^0^ in front of a character means that this Ø3Ø: character originates from the visible part of the ASCII table, (32...127). A control instruction of the "control case" preceded by an arrow or a ^.

**) The PCA232 requires a 4-digit input for the text number, i.e. the last 4 digits entered are significant.



13) If the entered characters are to be displayed as clear text now, depress the [+] key on the PØ5 unit several times. The program loop 4Ø11...4Ø14 is then executed, text output is activated via instruction PAS 23.

> SAIA°PLC CROWNED WITH PCA232

Text editor in short

- a) Programming the data interface as editor
 - 4ØØ1 PAS (29)1004002 ØØ 9Ø2 Transmission parameter 4003 Ø1) (Ø1) ---> activate editor 63 TXB the higher address of 2 elements which ØØ 254 4004 permanently remains "L" (254 and 253) 254 4005 ØØ 4006 ØØ Ø NUL . • 4010 ØØ Ø PAS (29)23 4Ø11 Text output in STEP mode 4012 ØØ Txn JMP 4013 (2Ø) Ø 4014 ØØ 4Ø11
- b) Activation of the editor

In STEP mode, jump to step address 4001 via programming unit P05 and execute to step address 4011.

c) Display mode (display of the text memory)



K 5.4 Text input/output using 8 bits

The number of data bits can be 7 (according to the ASCII-code \emptyset ...127) or 8 bits (\emptyset ...255), i.e. operation is possible either with 7 or 8 data bits per character. This value is preselected in the 2nd line of the instruction PAS 1 \emptyset . The meaning of the additional characters 128...255 depends on the peripherals connected (computer, graphic terminal) and varies from device to device.

<u>Text input</u>

The text input can be effected via the programming unit PØ5/P1Ø/P21 or via a peripheral unit with current loop interface:

a) Text input by means of the programming unit PØ5/P1Ø via PGU-connector

The input is effected as usual in decimal format. Now, however, the values 128...255 are possible in addition to the ASCII-characters 1...127.

b) <u>Text input by means of the peripheral unit via the text editor of the PCA</u>

For this kind of text input a peripheral unit with current loop interface transmitting 8 data bits must be available. Via the PCA either 7 or 8 data bits per character are determined in the 2nd line of the PAS 100 instruction.

Text output

a) Text display of the text memory via the text editor of the PCA

Irrespective of whether a peripheral unit functions with 7 or 8 data bits per character, the 256 characters are output via the text editor as follows:

Character no.	Editor output	Text output via user program
Ø31		
32127	• L	ASCII CODE (AS USUAI)
128159	1)	Not defined different for
16Ø255	° 2)	each peripheral unit

L Character

An ASCII symbol 64...95 appears as character
 An ASCII symbol 32...127 appears as character

b) <u>Text output via user program</u>

Characters of 7 or 8 data bits per character can be output, depending on the selected communication mode. Moreover, the additional 128 characters allow generating for example instructions for graphic displays.

K 6 Data exchange via serial interface

<u>K 6.1 Introduction, communication modes</u>

The previous chapter was dealing with text input/output. While text input is a pure "off-line" function (like programming the user memory), the output can proceed "on-line". The texts are started via user program e.g. by an input signal and output via the serial interface. I.e. this is one-way information from the PLC to a peripheral unit (typical application: logging). A <u>dialog</u> between the peripheral unit and the PLC is not yet possible with the text output alone.

This chapter is dealing with operating modes of the serial interface which allow a <u>real dialog</u> (two-way exchange of information) between the following units:

- PCA14 *) with "non-intelligent" peripheral such as TTY or video terminal
- PCA14 *) with another PLC, e.g. PCAØ, PCA14, PCA23
- PCA14 *) with another "intelligent" system (e.g. computer).

This exchange of information is performed in the following modes:

Mode C Exchange of individual ASCII characters

Mode C is particularly suitable for dialogs between the PCA and a manually operated peripheral unit (TTY or video terminal). 256 different characters (128 out of which are ASCII-characters) can be exchanged via the serial interface and assigned different user functions.

Mode N Exchange of numerical data in telegram format acc. to DIN 66Ø19

In mode N, the exchange of information is accomplished in accordance with DIN 66Ø19. Transmission reliability is extremely high due to current-loop technology and check sum (BCC). The range of application is increased considerably as a max. of 31 numerical characters in one telegram. Coded information can be received, stored and evaluated for example by a reading station. It is also possible to communicate with another "intelligent" system.

Another version which also allows the exchange of numerical data with a manually operated "non-intelligent" peripheral unit was produced for simple installations. This version is also very useful during programming and commissioning. Three variants are available in mode N: N1, N2 and N3. Detailed explanations will be given in the following description.

*) or other PCA with a serial interface such as PCAØ2, PCA222, PCA232.

Mode P Exchange of PCA-specific data in telegram format acc. to DIN 66Ø19

The operating modes C and N already allow indirect access to inputs, outputs, flags, timers and counters. In operating mode P this access is direct and moreover extended to step addresses and operands. Thus, access to the PCA via a superior intelligent system is possible. The PCA is always passive. Two variants are distinguished: P1 and P2.

Combination of various operating modes

Interesting possibilities result from the combination of various operating modes with each other and just with text output.

Menu mode - combination of text output with mode C (single characters)

With this combination an on-line dialog with output of clear text between an operated peripheral unit and the PCA is possible (manually operated). A menu is output by means of text. Single characters are read in and the corresponding functions triggered in the PCA by key actuation.

Computer mode - combination of mode N with mode P

As a result of combined exchange of numerical and PCA-specific data, there are many ways of influencing the PCA by a superior system and of sending acknowledgements to the hierarchically higher system. Thus, the control structure of "distributed intelligence" can easily be realized.

<u>Combination of units for point-to-point connections</u>



SAIA°LAN 1

All communication modes including text output may also be used in the local network SAIA°LAN 1. After calling a destination station from a source station, communication may be accomplished completely transparently like in direct point-to-point connections. Please ask for the special SAIA°LAN 1 documentation.



Summary of oper	ating	modes for the serial inte	rface		
Text input/outp	out to/	from text memory		[]	
Mode EDITOR Mode TEXT	E T	Text input off-line via editor Text output acc. to user program		Text memory	
Data exchange i	n the	flag buffer			
Mode C	\bigcirc	Input/output of single		er	
Mode N (1/2/3)	\mathbb{N}	Input/output of nu- merical data in tele- gram format acc. to DIN 66Ø19	>	Flag buff	Ċ
C and N are dep	endent	on user program (flag bu	ffer)		
Direct communic	ation	with PCA			
Mode P (1/2)	P	Direct input/output of PCA data in tele- gram format acc. to DIN 66Ø19		PCA PCA	
P is independen	ıt of u	ser program (master-slave	operation)		
User guidance				er	
Menu mode (T+C)	M	Input of single characters	C	Flag buff	C
		Output of single characters and/or of texts	() () ()	Text memory	
Communication w	ith su	perior system			
Computer mode	(N+P)	Input/output of data with direct access	► (P)	PCA PCA	
		Input/output of numerical data via flag buffer		Flag buffer	
					· G

<u>_____</u>MA

K 6.2 Definition of mode C

In mode C, individual ASCII-characters are input and output. In order to activate the serial interface of the PCA for this kind of transmission, appro-priate program packages are contained in the system program. Which assume the function of interpreting the incoming character and formatting the character to be transmitted.

As shown in the following figure, the user must define addresses for the receive buffer (character input location) and for the transmit buffer (character output location) in the flag buffer.

The following diagram shows these relations:



result transmitted to the appropriate flag buffers by the system program.

Receive buffer for mode C

High addresses



Low addresses

If no transmission errors (parity, framing etc.) were detected during reception, storage of the character is effected in the receive buffer dependent on the logic state of RBY and RAL:

	RAL	RBY	1st sequence	2nd sequence
Receive always	H	L	Intermediate storage — in buffer	-⊷RBY becomes H
	Η	Н		
One tele- gram only	L	L	Intermediate storage — in buffer	➡ RBY becomes H
	L	Н	No effect	

Receive always:

If the user program sets RAL = H and reception is not faulty, the characters are stored in the receive buffer at any time.

<u>One telegram only:</u> However, if RAL = L is set and reception is not faulty, the character is stored in the buffer, if RBY also = L. Then RBY = H is automatically set, preventing a new character from overwriting the receive buffer. This means that the user program processes the buffer bits, before the following character is accepted by REO RBY.

Please note: The system program itself does not generate any echo. If an echo is required, this acknowledgement must be generated via the user program.

Program structure for individual reception: (RAL = L)

WIL RBY ; Wait, if a new character has not yet been received.

Readi the r buffe	ng receive r	; The received character is read by the user program (possibly transferred to counter).
REO	RBY	; Receive buffer is ready for receiving a new character

Transmit buffer for mode C

High addresses



Low addresses

Each 1/10s resp. 1/100s (depending on the time base selected) the USART can be ordered to output character. This is done depending on the states of the TBY and TAL flags:

	TAL	TBY	1st sequence	2nd sequence
Transmit always	Η	L	Character output from buffer	
	Н	Н		
One tele-	L	L	No effect	
grain on ty	L	H	Character output ——	──► TBY becomes L

Transmit always:

If $\underline{TAL} = \underline{H}$ (set by the user program), the character formed by the buffer content is transmitted every 1/10% resp. 1/10%s.

One telegram only:

However, if $\underline{TAL} = \underline{L}$, the character waiting in the transmit buffer is only transmitted if the user program sets TBY = H. The system program then automatically sets TBY = L to show end of transmission to the user program (so-called handshaking).

The system program does not expect an acknowledgement after the output of the character.

buffer by the user program.

Program structure for single transmission (TAL = L)

WIH TBY ; Wait, if previous transmission has not been finished yet.

A character (8 bits) is transferred to the transmit

Filling the ; transmit buffer

SE0

TBY ; Transmission of the character from the transmit buffer.

К б.2.	1 Mode (assignment	
1: P	AS (29)	100 : Activation of the interface	
2:	ØØ	xxxx ; Baud rate, parity and stop bits	
3:	ØØ	xxx ; TXB (Text-Busy Flag)	
4:	ØØ	xxx ; RBY (Receive Buffer)	
5:	ØØ	xxx ; TBY (Transmit Buffer)	
6:	ØØ	Ø; BCC not possible	
7:	ØØ	Ø]	
8:	ØØ	Ø	
9:	ØØ	Ø	Ì
1Ø:	ØØ	Ø	
- <u>Line</u>	<u>3: TXB</u> ((Text-Busy Flag)	
For : swite	xxx inser ching on	rt the address of a free flag (or output) which is "L" on the PCA.	
- <u>Line</u>	<u>4: RBY</u> (receive buffer)	
10 r buff	elated fr er, where	ree flags (or possibly outputs) must be reserved for the receive by xxx is the highest address.	
- <u>Line</u>	<u>5: TBY</u> (transmit buffer) see RBY, line 4	
It i only	s always one shou	necessary to define a receive and a transmit buffer, even if Ild be in use.	
<u>Example</u>	e: Genera the re displa	ation of an "echo" by the user program. The character arriving at eceive buffer is transmitted to the transmit buffer and is thus ayed on the monitor.	
409	RBY	Program (for monitor VC 44Ø4)	
4Ø7		i dov ø	
	Char.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
bob it			
i, 417		$ \begin{bmatrix} \frac{10}{11} & \frac{10}{11} & \frac{90}{11} & \frac{9}{11} & \frac{9}{11} & \frac{9}{11} & \frac{9}{11} & \frac{9}{12} & 9$	
Per		P 13 24 4Ø7 ∫ ceive buffer E 14 REO 4Ø9 ; Receive buffer free! Program 15 WIH 419 : Transmitter clear? Program	
◄ +		$\begin{array}{c c} \hline \\ \hline $	л 1234
410		$ \begin{array}{c} 10 \\ 10 \\ 19 \\ 19 \\ 19 \\ 11 \\ 11 \\ 11 \\$	
AIA°PLC I	Programi	mable controllers	

30K

K 6.3 Definition of mode N

In mode N, numeric data is exchanged in telegram format in accordance with DIN 66019. In order to activate the serial interface of the PCA for this kind of transmission, appropriate program packages are contained in the system program which assume the function of interpreting the incoming information and formatting of the transmitted information. The information is transferred to element addresses (mostly flags) by the system program. They can be accessed via the user program.

As shown in the following figure, the user must define addresses for the receive buffer (data input location) and for the transmit buffer (data output location) in the flag buffer.

The size of the receive and transmit buffer is variable and can be specified in accordance with the application.



*) USART = Universal Synchronous/Asynchronous Receiver Transmitter.
 **) Strictly speaking, the telegram is first of all transmitted to an intermediate storage. There, it is checked for correctness and, in the case of a positive result, transmitted to the appropriate flag buffer by the system program.

Receive buffer for mode N

High addresses



If no transmission errors (parity, framing etc.) were detected during reception, storage of data in the receive buffer is effected dependent on the logic states of RBY and RAL:

	RAL	RBY	1st sequence	2nd sequence
Receive always	Н	L	Intermediate storage — in buffer	→ RBY becomes H
	H	Η		
One tele- gram only	L	L	Intermediate storage — in buffer	→ RBY becomes H
	L	Н	No effect	.

Receive always:

If the user program sets RAL = H and reception is not faulty, the data is stored in the receive buffer at any time.

<u>One telegram only:</u>

However, if $\underline{RAL} = \underline{L}$ is set and reception is not faulty, the data is only stored in the buffer, if RBY also = L. RBY = H is then automatically set, preventing new data from overwriting the receive buffer. This means that the user program processes the buffer bits, before the following data will be accepted by REO RBY.

Program structure for individual reception (RAL = L)

WIL RBY ; Waiting, if new data has not yet been received.

Reading the ; The received data is read by the user program (and receive possibly transferred to the counter register).

REO RBY ; Receive buffer is ready for receiving new data.

Note: RBY becomes H on reception of the first character; therefore, it must be ensured after WIL that all characters have been received. The wait time depends on the baud rate.

Transmit buffer for mode N



Each 1/10s resp. 1/100s (depending on the time base selected) the USART can be ordered to output data. This is done depending on the states of the TBY and TAL flags:

	TAL	TBY	1st sequence	2nd sequence
Transmit always	Н	L	Data output from buffer	TBY becomes L
	Η	Н		
One tele-	L	L	No effect	
gram only	L	H	Data output from buffer	→ TBY becomes L

Transmit always:

If $\underline{TAL} = \underline{H}$ (set by the user program), the data formed by the buffer content is transmitted every 1/10s resp. 1/100s.

One telegram only:

However, if $\underline{TAL} = \underline{L}$, the data in the transmit buffer is only transmitted if the user program sets TBY = H. Then the system program automatically sets TBY = L to indicate the end of transmission to the user program (so-called handshaking).

Program structure for single transmission: (TAL = L)

WIH TBY ; Wait, if previous transmission has not been finished yet.

Filling the transmit buffer

; The data to be transmitted is transferred to the transmit buffer by the user program.

SEO TBY ; Transmission of buffer content

<u>Note:</u> TBY becomes L on transmission of the first character; therefore it must be ensured after WIH that all characters have been transmitted. The wait time depends on the baud rate.

K 6.3.1 Mode N assignment 100 ; Activation of the interface 1: PAS (29) 2: ØØ xxxx ; Baud rate, parity and stop bits 3: ØØ xxx ; TXB (Text-Busy Flag) xxx ; RBY (Receive Buffer) > Characteristic of mode N 4: n* 5: n* xxx ; TBY (Transmit Buffer) d ; without BCC (var. no. 2) 6: ØØ BCC (var. no. 1) d ; with Ø1 7: Ø ØØ 8: ØØ Ø NUL 9: ØØ Ø 10: ØØ Ø - Line 3: TXB (Text-Busy Flag) For xxx insert the address of a free flag (or output) which is "L" when switching on the PCA. - Line 4: RBY (receive buffer)* $n = \emptyset 1...31$ corresponding to a data buffer of 4 x n bits (i.e. 4 to 124) bits). A total of 2 + 4 x n related free flags (or possibly outputs) must be reserved, whereby xxx is the highest address (RBY). - Line 5: TBY (transmit buffer)* see RBY, line 4 The transmit and receive buffers can also have different sizes. - Line 6: Line 6 has multiple significance: With the code it can be determined whether BCC is used or not. Code \emptyset 1: With BCC (the peripheral unit must be able to process BCC) Mode variant N1 Code $\emptyset\emptyset$: Without BCC (operation with a non-intelligent peripheral unit) Mode variant N2 In case of operand $d = \emptyset$ the unacknowledged telegram is repeated every 30th time unit (every 3s for 1/10s). In case of operand d = 1 the telegram is transmitted only once irrespective of whether it was acknowledged or not. If the acknowledgement is missing, TBY remains high. Time-out monitoring is necessary. In case of operand d = 3 is also transmitted only once, whereby the PLC does not expect acknowledgement. Mode variant N3.

*) If only one of the two buffers is used (only reception or transmission), the unused buffer must be specified nevertheless, e.g. Ø1 399, i.e. having a minimum size of 2 + 4 bits from 394...399. Example: Reception of a 2-digit value, processing it and transmission of the (mode N2) 5-digit result. As communication must be effected with a "nonintelligent" operated unit, BCC is not used (mode N2). Enter CTRL/B (for STX) prior to each data input and CTRL/C (for ETX) following the data to transmit the telegram.



MA
K 6.3.2 Mode N telegrams

a) <u>Control characters</u>

Several control characters of the "Control case" in the ASCII-table are used in a telegram. The following table provides an overview.

Mnemo codes	Designation	CTRL/	
STX	Start of Text	2	В
ΕΤΧ	End of Text	3	С
EOT 1)	End of Trans- mission	4	D
ENQ 2)	Enquiry	5	E
АСК	Acknowledge	6	F
NAK	Negative Acknowledge	21	U
#	Hash	35	

EOT causes the PCA to reassume quiescent state.
 ENQ expects an acknowledgement of the PCA (telegram or NAK) or cancels a telegram which has already been started.

b) The transmitted telegram

In mode N only numeric data is exchanged. These are the characters of column 3, decimal no. 48 through 63 in the ASCII-table. The bit numbers 5, 6 and 7 are always the same for these characters (see ASCII-table). The receive and transmit buffers are therefore formed with groups of 4 bits, one group thus corresponds to a numerical character.

During transmission, the system adds the constant bits 5, 6 and 7 and performs the BCC sum check for all data bytes incl. ETX. If the check sum is identical to that of the receiving PCA, the data is transferred to the receive buffer without the constant bits 5, 6 and 7.

e.g.:		201	+ ~ ~ ~ -	
		Bit	Bit	
	ASCII 3	ø 1 1 🖉		
		Receive d	or transmit buf	fer
		\	/	
		Transmissio	on via telegram	

c) What does BCC mean?

BCC = Block Check Character (check sum)

The horizontal check sum of the part comprising data and ETX of a telegram which starts off with STX and ends with ETX is established according to the following example and then compared to the transmitted value. Thus, extremely high transmission reliability is achieved.

Telegram:

STX	Data	ETX	BCC	
CTRL/B	3 6 9 = 8	CTRL/C	ETX	
81 ØØ1Ø	0011 0110 1001 1101 1000 1000	ØØ11	leck plus F	1010
87 ØØØ	011 011 011 011 011	ØØØ	3lock ch of data	Ø11

d) Structure of a telegram

A telegram is composed of the following parts:

STX = Beginning of the telegram

DATA = Content of the telegram

ETX = End of the telegram

BCC = Block check character

Telegram:

Normally, every telegram must be followed by one of the following acknowledgements:

ACK = The telegram was received correctly

NAK = The telegram was not received correctly

ACK or NAK Response:

e) Exchange of telegrams with the PCA in mode N

In order to meet the various requirements, the user can proceed according to DIN standard 66019 as well as the following variants.

e1) Procedure according to DIN 66Ø19 - mode N1

The standard defines the exchange of data between two systems. It supposes that the two systems which are to communicate, are capable of interpreting the characters STX and ETX, the BCC and the communication characters ACK, NAK, ENQ and EOT.

 (\square)



e2) <u>Variant - mode N2</u>

If a manually operated terminal is used for communication, it is almost impossible to determine the BCC. To allow the data exchange with a simple peripheral unit nevertheless (e.g. for establishing the program or for commissioning), a variant has been created which does not use the BCC check and in which the invisible characters ACK and NAK are replaced as follows:

ACK ---> is replaced by "CR LF" (carriage return with line feed)

NAK ---> is replaced by # "CR LF".

	STX	DATA	ETX]]	
"Non- intelligent" peripherals (e.g. terminals)		CR LF	/ # CR LF			Receive telegram
	STX	DATA	ETX CR LF	PCA	ĺĺ	
		ACK /	NAK		[]	iransmit telegram

Determination of the variant in the PAS 100 instruction

This is done in line 6:

CODE = $\emptyset \emptyset$ ---> <u>no BCC</u>, operation with manually operated peripheral unit ---> mode N2 (acknowledgement visible)

e3) Mode N3

Mode N3 was created to allow the transmission of data among a cycle of several PCs. It is of advantage to define a PC as master.



While in mode N1 and N2 a telegram received by the PCA must be acknowledged (ACK/NAK), this acknowledgement is not required for mode N3. This means, that the PLC which transmitted a telegram does not expect an answer of the system receiving the telegram.

The returning telegram is a confirmation to the master that the information was transmitted by all PCA of the cycle.

Due to the sum check BCC, transmission is very reliable. If a transmission error is detected, the arriving telegram is not transferred to the flag buffer.

The telegram mode N3

- With BCC:

Intelli-	STX	DATA	ETX	BCC		Receive telegram
peripheral or					РСА]]
PCA	STX	DATA	ETX	BCC	_	Send telegram

- Without BCC:

Non-	STX	DATA	ETX			}	Receive telegram
gent peripherals					РСА]]	
(terminal)	STX	DATA	ETX	CR LF		Ì	Send telegram

JA

Variant N3 is defined in line 6 of PAS $1\emptyset\emptyset$ (see chapter K 6.3.1).

K 6.4 Definition of mode P

Mode P allows direct access to the PCA data using telegram format. In modes C and N described so far, data is exchanged via a flag buffer. In mode P, an "in-telligent" system has direct access to the PCA data, i.e. the data is accessed outside the user program function range (and thus without using a receive or transmit buffer), whereby it is urgently required that the PCA executes the instructions and can only answer with "ACK" (NAK, if the instruction could not be executed).

PCA data includes:

Elements 8 elements Timer register 5 timer registers Counter register 5 counter registers Operand register Step addresses 2-byte text memory 5 x 2-byte text memory	(addr. (addr. (addr. (addr. (addr. (addr. (addr. (addr.	Ø 256 26Ø 26Ø 26Ø Ø 41	999) 999) 287) 287) 511) 511) 8191) 5999)	> > > > >	characte characte characte characte characte characte characte characte characte	er E er e er T t : er C : er C : er S A er M A	1) 2) 3) 4)	
<pre>1 register word (8 bits) 1 register block (5 x 8 bits) 3 register blocks (15 x 8 bits) 10 digits of data memory 30 digits of data memory</pre>	(addr. (addr. (addr. (addr. (addr.	Ø 4 14 41 141	999) 999) 999) 5999) 5999)	> > >	charact charact charact charact charact	er R * er A * er B * er N * er n *	5) 5) 5) 5)	
For writing use For reading use				>	charact charact	erW erD	(write) (display	y)
PCAØ2 from version V6.13Ø o PCA14 from version V6.031 o PCA222 from version V6.23Ø o PCA232 from version V7.131 o	n n n							
PCAØ2 : addr. 256319 (add PCA14 : addr. 256319 (add PCA222: addr. 256319 (add PCA232: addr. 256511	r. 256 r. 256 r. 256	479 fr 479 fr 479 fr	rom vo rom vo rom vo	ersior ersior ersior	V6.132 V6.Ø34 V6.23Ø	on) on) on)		
³⁾ PCAØ2 from vers. V6.13Ø on PCA14 from vers. V6.Ø31 on PCA222 from vers. V6.23Ø on PCA232 from vers. V7.131 on	(addr. (addr. (addr. (addr.	26Ø31 26Ø31 26Ø47 26Ø51	19, a 19, a 79) 11)	ddr.26 ddr.26	ø479 ø479	from from	V6.132 V6.Ø34	on) on)
⁴) PCAØ2 from vers. V6.13Ø on PCA14 from vers. V6.Ø31 on PCA222 from vers. V6.23Ø on PCA232 from vers. V7.131 on	(highes (highes (highes (highes	st addres st addres st addres st addres	ss 4 ss 8 ss 8 ss 15	Ø95) 191) 191) 999)				
 ⁵⁾ For PCA231, 232 only. ⁶⁾ Telegrams N and n only exist The two telegrams are only r ferred from the word registe 	for P(easonal r to tl	CA232 fro ble, if v he data r	om ve value memor	rsion s were y with	V7.131 previo PAS 57	on. usly † insti	trans- ruction	•

K 6.4.1 Mode P assignment

a) <u>PAS 100 instruction</u> The PAS 100 instruction in mode P is identical with that in mode N. The telegram, however, is different.

1:	PAS (29)	1ØØ	• 1	Activation of the data interface
2:	ØØ	xxxx	•	Baud rate, parity and stop bits
3:	ØØ	xxx	i	Element that is certainly "L"
4:	Ø1	xxx	•	Highest address of 6 flags
5:	Ø1	xxx	;	Highest address of 6 further flags
6:	$\left\{ \begin{array}{c} \emptyset \emptyset \\ \emptyset 1 \end{array} \right.$	Ø		Without BCC (variant P2) With BCC (variant P1)
7:	ØØ	Ø]	
8:	ØØ	Ø		
9:	ØØ	Ø	Ì	NUL
1Ø: `	ØØ	Ø	J	
- <u>Lir</u> xxx "L'	n <u>e 5: TxB</u> k must be ' on switc	(Text- replac hing o	Bu eo	usy Flag) d with the address of a free flag (or I/O), which is
- <u>Lir</u> If N -	<u>ne 4: RBY</u> only mode + P), line	(Recei Pis s 4 an	ve us d	e Buffer) sed, 2x6 flags must be reserved. In computer mode (mode 5 can be assigned according to the N-mode used.

- <u>Line 5: TBY</u> (Transmitt Buffer) See line 4

- Line 6: BCC $\overline{\text{Code}} = \emptyset\emptyset$ ---> no BCC, operation with manually operated peripheral unit (acknowledgement visible) ---> mode P2 Code = $\emptyset 1$ ---> with BCC, operation with "intelligent" unit (acknowledgement invisible) ---> mode P1

K 6.4.2 Mode P telegrams

b) Control characters

Different characters are used in a telegram which are contained in the "Control Case" of the ASCII-table. The following table provides a summary:

Mnemo codes	Designation	ASCII dec. no.	CTRL/
STX	Start of Text	2	В
ETX	End of Text	3	С
EOT 1)	End of Trans- mission	4	D
ENQ 2)	Enquiry	5	E
АСК	Acknowledge	6	F
NAK	Negative Acknowledge	21	U
#	Hash	35	-

1) EOT causes the PCA to return to the resting state.

ENQ expects an acknowledgement of the PCA (telegram or NAK) or cancels a telegram already started.

c) What does BCC means?

BCC = Block Check Character

The horizontal check sum of the part comprising data and ETX of a telegram which starts off with STX and ends with ETX is established according to the following example and then compared to the transmitted value. Thus, extremely high transmission reliability is achieved.

Telegram:

STX	Data	ETX	BCC
CTRL/B	W E Ø 3 2 1	CTRL/C	≚ CTRL/Q ◄
81 ØØ1Ø	011 018 000 0011 0010 0010	ØØ11	heck plus ØØØ1
B7 ØØØ	101 100 011 011 011 011	ØØØ	Block c of data ØØ1

c) Structure of a telegram

A telegram is composed of the following parts:

STX = Beginning of the telegram

DATA = Content of the telegram

ETX = End of the telegram

BCC = Block check character

Telegram: _____

The response to this telegram will be:

ACK = The telegram was received correctly

NAK = The telegram was not received correctly

ACK or NAK Response:

d) Exchange of telegrams with the PCA in mode P

In order to meet the various requirements the user can proceed according to DIN standard 66019 as well as the following variants.

d1) Procedure according to DIN 66Ø19 - mode P1

The standard defines the exchange of data between two systems. It supposes that the two communicating systems are capable of interpreting the characters STX and ETX, the BCC and the communication characters ACK, NAK, ENQ and EOT.



d2) Mode P2

If a manually operated terminal is used for communication, it is almost impossible to determine the BCC. To allow the data exchange with a simple peripheral unit nevertheless (e.g. for establishing the program or for commissioning), a variant has been created which does not use the BCC check and in which the invisible characters ACK and NAK are replaced as follows:

ACK ---> is replaced by "CR LF" (carriage return with line feed)

NAK ---> is replaced by # "CR LF".



Determination of the variant in the PAS 100 instruction

This is done in line 6:

 $\label{eq:code} \text{CODE} = \emptyset \emptyset \text{ ---> } \underline{\text{no BCC}}, \quad \text{operation with manually operated peripheral unit} \\ \text{ ---> mode P2 (acknowledgement visible)}$



(22)



---> set the logic states of the sequence of elements, the highest address of which is xxx; the logic states are defined by the characters YZ.

(Y sets the elements En-4...En-7; Z sets the elements En...En-3)

		Logic	state of	the ele	ements	<u>Example:</u>
	Y	En-7	En-6	En-5	En-4	STX W e 32 9? ETX
Inaracter	Z	En-3	En-2	En-1	En	sets the outputs $25 \dots 32$
Ø		Ø	Ø	Ø	ø	as tollows:
1		Ø	Ø	Ø	1	Y = 9 Z = ?
2		Ø	Ø	1	Ø	
3		Ø	Ø	1	1	10011111
4		Ø	1	Ø	Ø	
5		Ø	1	Ø	1	Én-7En
6		Ø	1	1	Ø	
7		Ø	1	1	1	25
8		1	Ø	Ø	Ø	
9		1	Ø	Ø	1	Compared to the processing
•		1	Ø	1	Ø	of individual addresses
•		1	Ø	1	1	this variant reduces the
<		1	1	Ø	Ø	running time by the factor
=		1	1	Ø	1	7.
>		1	1	1	Ø	
?		1	1	1	1	

The following characters can be entered for Y and Z:



****	Writing	а	value	into	the	display	operand	register	
	the second se						and the second sec		

	By means of the bit processor instructions DOP and DTC, 4-digit numbers can be written into the operand register, which are displayed in the OPERAND field of the P1Ø programming unit. The register contents is displayed in the following second, for one second.
	STX WOYYYY ETX (BCC)
	> Write the value YYYY (4 digits) into the operand register
-	Writing a 2-digit value (1 register word) into the word register Rn $*$ (1 register word)
	STX W R XXX YY ETX (BCC)
	> Write the value YY (2 digits) into the word register with the address xxx (3 digits)
-	<u>Write a 10-digit value (1 register block) into the word register</u> * (5 register words)
	STX (W) A XXX YYYYYYYYY ETX (BCC)
	> Write the value YY (1Ø digits) into the word register, with xxx corresponding to the highest address of a register block.
-	<u>Writing a 3 x 10-digit value (3 register blocks) into the word register</u> * (15 register words)
	STX W B xxx Y(3Øx)Y ETX (BCC)
	> Write the value XY (3Ø digits) into the word register, with xxx corresponding to the highest address of 3 register blocks.
•	
*) only PCA231/232

MA

SAIA'PLC Programmable controllers

STX	(W) M xxxx YYYYY ET	X (BCC)
	5-digit va	lue ØØØØ65535
	Highest address o	f the text memory * (give odd address)
The byte the	value YYYYY is stored in bi is at the high text/memory low text memory address (xx	nary notation in the text memory. The "H" address (xxxx), while the "L" byte is at x-1).
*) T d h Ø a	he PCA2.M32 is known to hav ata memory which may also b ere refers to the text memo 15999, whereby the follo nd 15-thousands.	e an 8K character text memory and an 8K-byte e used as a text memory. The address given ry, the addresses are therefore in the range wing characters must stand for 1Ø-thousands
1	Ø : / 11 ; / 12 < / 13 = /	14 > / 15 ?
Woi+	ing a E x 2 byta value to t	he text memory
<u>אד דר</u> אדצ		$\frac{11}{2} \frac{11}{2} \frac$
0177		Value for addresses (xxxx) and (xxxx-1)
		Value for addresses (xxxx-2) and (xxxx-3)
		Value for addresses (xxxx-4) and (xxxx-5)
	Valu	e for addresses (xxxx-6) and (xxxx-7)
	Value for	addresses (xxxx-8) and (xxxx-9)
	Highest address o the text memory (f 1Ø subsequent character numbers of give odd address).
The tele	individual values YYYYY are gram [M] and the informatio	stored in the same way as described under n given under foot-note *) also holds true.

SAR

- Writing of 1Ø digits (1 register block) to the text memory STX (W)N YYYYYYYYY ETX (BCC) XXXX Value for addr. (xxxx) Value for addr. (xxxx-1) Value for addr. (xxxx-2) Value for addr. (xxxx-3) Value for addr. (xxxx-4) Highest address of 5 subsequent character numbers of the text memory ending with 4 or 9. * (acc. to organisation of the register blocks) *) see foot-note *) under telegram [M] - Writing of 30 digits (3 register blocks) to the text memory STX (W) ETX (BCC) n XXXX <u> YY....YY</u> 30 digits starting with value for address (xxxx-14), ending with the value for address (xxxx) Highest address of 15 subsequent character numbers of the text memory ending with 4 or 9. * (acc. to organisation of the register blocks) *) see foot-note *) under telegram [M] Some of the telegrams listed here do not work with every CPU of the PCA-series. Please refer to the summary in chapter K 6.4 " Definition of mode P " for the corresponding information. P.S.: Before the last character of a telegram is transmitted, a telegram can be declared invalid with ENQ (CTRL/E). The PCA then acknowledges with NAK (# CR LF). A new telegram can be transmitted afterwards.



Positive reply by the CPU that the instruction has been received (possibly also CR LF). NAK (or # CR LF) means that the data could not be stored.

*) Is given at once (without waiting for the clock pulse).

Instruction to output the numerical value (YY...) belonging to the element previously entered (Zxxx).



This terminates the exchange of data. If ACK is missing, the telegram is repeated every 30th cycle by the PCA (provided that 0000 is in the 6th line of the operand). If the CPU receives a NAK (CTRL/U), the PCA repeats the above acknowledgement at once.

<u>P.S.</u>: If no address was stored before (step 1), the PCA replies to ENQ with NAK (or # CR LF).

*) Is given at once (without waiting for the clock pulse).

(1)

- <u>Reading the logic</u>	state of the i	ndividual elem	ents En with addr	ress xxx
En = (E, A, T, C, STX D E	M) 	(BCC)	, xxx = element a with 3 di	ddress gits
- <u>Reading of 8 subse</u> of 4 bits each	quent elements	(I, O, M) in	the form of 2 cha	<u>iracters</u>
STX D e	xxx ETX	(BCC)	, xxx = highest e address E of eight	element In (3 digits) subsequent
STX <u>YZ</u> ETX	(BCC or CR	LF)	erements	
Example of YZ	Character Bit pattern with En = 32	Y ØØ11 25	Z 1 1 1 Ø 32	
	Output character	3	>	
- <u>Reading the regist</u>	er contents of	timer or coun	ter (Cn)	
STX D T C	xxx ETX	(BCC)	, xxx = timer/cou with 3 di	nter address gits
- <u>Reading of 5</u> subse	quent counters.	<u>/timers</u>		
STX D t xxx ET	X (BCC) ;	xxx = highest a timers/co	address of 5 subs ounters	equent
- <u>Reading the conten</u>	ts of a progra	m line (STEP)		
STX (D) (S)	XXXX ET	X (BCC)	, xxxx = step ad 4 digit	dress of s (to 8191)
Dooding the displa	y operand regi	ster (of DOP a	nd DTC)	
- <u>Reading the displa</u>				

- Reading the contents of the register word (Rn) of 2 digits (1 register word)
STX (D) R xxx ETX (BCC) , xxx = register address with 3 digits
- Reading the register block (Rn) of 10 digits (5 register words)
STX (D) A xxx ETX (BCC) , xxx = highest register address of the re- gister block
- <u>Reading 3 register blocks of 30 digits (15 register words)</u>
STX D B xxx ETX (BCC) ; xxx = highest register address of 3 re- gister blocks
- Reading a 2-byte value from the text memory
STX D M xxxx ETX (BCC) ; xxxx = higher address of the text memory (give odd address)
- Reading 5 x 2-byte values from the text memory
<pre>STX D m xxxx ETX (BCC) ; xxxx = highest address of 10 subsequent character numbers of the text memory (give odd address)</pre>
- Reading 1Ø digits (1 register block) from the text memory
<pre>STX D N xxxx ETX (BCC) ; xxxx = highest address of 5 subsequent character numbers of the text memory ending with 4 or 9 (acc. to register block organisation)</pre>
- Reading of 3Ø digits (3 register blocks) from the text memory
<pre>STX D n xxxx ETX (BCC) ; xxxx = highest address of 15 subsequent character numbers of the text memory ending with 4 or 9 (acc. to register block organisation)</pre>
The data required in the reading telegrams are transmitted in the acknow- ledging telegram of the CPU using the same format as in the corresponding writing telegram.

Example: The following examples can be realized with a simple terminal by assigning to interface in mode P2 (code $\emptyset\emptyset$ in line 6). a) Setting an output via mode P Output address: 34 CTRL/B \widehat{W} E \emptyset 34 CTRL/C PCA CR LF D) Setting a counter and interrogation of this counter via mode P CTRL/B \widehat{W} C 256 (Write) CR CTRL/B \widehat{W} C 256 CTRL/B \widehat{D} C 256 CTRL/B \widehat{D} C 256 CTRL/C PCA (STX) (display) (ETX) PCA CTRL/F Interrogate CTRL/F 19083 CTRL/F Interrogate	Son Ple cor <u>P.S</u>	ne of tl ease ref prespond S.: A ta of a new	he teleg fer to t ding inf elegram a telegra telegra	rams li he summ ormatio may be am is t m may t	sted her ary in c n. cancelle ransmitt hen be t	ed with ed with ed. Th cransmi	ot work with eve K 6.4 "Definiti ENQ (CTRL/E) be e PCA acknowledg tted.	ery CPU o on of mo fore the jes with	f the P de P" f last c NAK (#	CA-series. or the haracter CR LF). A
The following examples can be realized with a simple terminal by assigning t interface in mode P2 (code ØØ in line 6). a) <u>Setting an output via mode P</u> Output address: 34 CTRL/B (W) E Ø34 1 CTRL/C PCA CR LF PCA CR LF (STX) (write) C 256 19Ø83 CTRL/C F (write) CR LF (write) CR LF (STX) (display) (ETX) PCA CTRL/E (ENQ) CTRL/F (ACK) PCA	<u>Exa</u>	umple:								
a) <u>Setting an output via mode P</u> Output address: 34 CTRL/B (STX) (write) E Ø34 1 CTRL/C PCA CR LF PCA CR LF PCA CR LF PCA CTRL/B (W) C 256 19Ø83 CTRL/C F (write) CR LF PCA (Write) CR LF PCA (STX) (display) (ETX) PCA CR LF PCA CTRL/E PCA CTRL/F 19Ø83 CTRL/C PCA CTRL/F PCA CR LF PCA CR CR PCA CR CR PCA	The int	e follow cerface	wing exa in mode	mples c P2 (co	an be re de ØØ in	alized 1 line	with a simple t 6).	erminal	by assi	gning the
Output address: 34 CTRL/B (W) E Ø34 1 CTRL/C PCA (ETX) (Write) C LF C LF (Write) C LF Setting a counter and interrogation of this counter via mode P CTRL/B (W) C 256 19Ø83 CTRL/C Set (Write) CR LF C LF (STX) (display) (ETX) PCA CTRL/E (ENQ) 19Ø83 CTRL/C PCA CTRL/F 19Ø83 CTRL/C PCA (ACK)	a)	Setting	g an out	put via	mode P					
CTRL/B (W) (Write) (E) 934 1 CTRL/C (ETX) (ETX) PCA b) Setting a counter and interrogation of this counter via mode P CR LF PCA CTRL/B (W) (C) 256 19Ø83 CTRL/C (ETX) PCA (write) CR LF PCA (STX) (display) (ETX) PCA (STX) (display) (ETX) PCA CTRL/F 19Ø83 (CR LF (ENQ) 19Ø83 PCA		Output	address	: 34					1	
CR LF b) Setting a counter and interrogation of this counter via mode P CTRL/B W C 256 19083 CTRL/C (write) CR LF (TRL/B D C 256 CTRL/C (STX) (display) (ETX) PCA CR LF (ENQ) CTRL/F (ACK) CR LF		CTRL/B (STX)	(write)	E	Ø34	1	CTRL/C	РСА		
b) Setting a counter and interrogation of this counter via mode P CTRL/B (W) (C) 256 19083 CTRL/C (write) CR LF (PCA (STX) (display) (ETX) CR LF (ENQ) CTRL/F (ACK) PCA 19083 (CTRL/F										
CTRL/B (W) C 256 19083 CTRL/C (write) CR LF CTRL/B (D) C 256 CTRL/C (STX) (display) (ETX) PCA CR LF CTRL/E (ENQ) 19083 CTRL/F (ACK)	b)	Setting	g a coun	ter and	interro	gation	of this counter	via mod	e <u>P</u>	
(write) CR LF CTRL/B D C 256 CTRL/C (STX) (display) (ETX) PCA CR LF CTRL/E CTRL/E (ENQ) 19Ø83 CTRL/F (ACK) CR LF (ACK) CR LF (ACK) CR LF (CTRL/E (CTRL/B	W	C	256	19Ø83	CTRL/C			
CTRL/B D C 256 CTRL/C PCA (STX) (display) (ETX) CR LF CRL/E PCA CTRL/E 19083 (ETX) CTRL/F (ACK)			(write)				CR LF			set
(STX) (display) (ETX) CR LF CTRL/E (ENQ) CTRL/F (ACK) PCA pCA inter- rogate		CTRL/B	D	C	256	CTRL/	С ————			
CTRL/E		(STX)	(displa	y)		(ETX)		РСА		
CTRL/E							CR LF			
СТRL/F 19Ø83 ј с		CTRL/E (ENQ)					>		}	inter- rogate
(ACK)		CTRL/F					19Ø83 🚤 🗩			·
		(ACK)					L		1	

M

ſ

.

K 6.5 Assignment of combined modes

In the following cases, only one interface assignment can be used when combining different modes for sending and receiving:

<u>Menu mode</u> (receiving of single characters and sending of text): Mode C assignment

<u>Computer mode</u> (exchange of mumerical data and PCA-related data): Mode N assignment

The following applies generally:

Assignment	Operation possible in
for text output	mode T
for single characters	modes C + T
for numerical data	modes N + T + P
for PCA data	modes P + T



58K

പ

ι σ

Overview of

the





PART L PROGRAMMING EXAMPLES

- Example 1 Switching function and text output at a preselected time (PAS 50)
- Example 2 "Check sum" of the system and user program and activation of the "Watchdog" (PAS 30...38)
- Example 3 Special text characters
- Example 4 Ball bounce
- Example 5 Data transfer between two PCA14 in mode N via the serial data interface
- Example 6 Fast PID-control loop by means of PAS 202 on PCA14 (motor tachometer generator)
- Example 7 Manual PID-operation using PAS 211 on PCA14 (analog modules 12 bits PCA1.W32)
- Example 8 1-bit rotation register upwards/downwards with reset (using PAS 250)
- Example 9 BCD shift register upwards/downwards (using PAS 250)
- Example 10 FIFO-register (using PAS 251)
- Example 11 Trouble reports (storage in the FIFO-register using PAS 251)



PART L **PROGRAMMING EXAMPLES**

There is a wide range of possibilities, however, the following examples 1 through 11 use mainly typical training examples from the fields of text output, communication, PID-control as well as shift and FIFO register. Included are also typical programs for using date-time and check sum.

In order not to render the documentation confusing, all examples apply to be most commonly used PCA using the same I/O configuration as in the following figure.



V V V

Example 1 Switching function and text output at a preselected time (using PAS 5Ø)

Problem 1a

The date-time must be set in the operating mode <u>MAN</u>. A date-time, at which the outputs $\underline{O0...05}$ will light up for $\underline{4s}^*$, must be preselected via the two digits of the addresses $\underline{O24...026}$ respectively. The minutes and seconds of the date-time must be displayed in the operand display.





65

Flowchart



36Ø 	16 12 27 21	SEI REO INI JIO	Ø 1Ø24 7 361	}	Initialization of F12
366 367 368 368 369 370 370 - 371	Ø1 21 16 12 27 21	STH JIO SEI REO INI JIO	279 374 ØØ 1ØØØ 5 369	}	Reset outputs 0Ø05 after the time has elapsed
374 	16 11 15 16 12 27 21	SEI SEO SCR 16 REO INI JIO	Ø 1Ø24 1266 31 1Ø24 2 375	}	Load digits 024026 into counter C266C268
383 384 385 386 387 388	29 15 29 16 29 17	PAS 15 PAS 16 PAS 17	5Ø 27Ø 5Ø 271 5Ø 272	h min sec	Load date-time into C27ØC272
391 392 393 394 395 396 397	15 31 15 29 15 27 31	SCR 31 SCR 29 SCR 27 DTC	273 271 273 1ØØ 273 272 273		Load minutes and seconds of the date-time into C273 and display
4ØØ 4Ø1 4Ø2 4Ø3	15 28 Ø2 22	SCR 28 STL JIZ	266 27Ø 266 366	}	Comparison h
4Ø5 4Ø6 4Ø7 4Ø8	15 28 Ø2 22	SCR 28 STL JIZ	267 271 267 366	}	Comparison min.
41Ø 411 412 413	15 28 Ø2 22	SCR 28 STL JIZ	268 272 268 366	}	Comparison sec.
$\begin{array}{c c} & & & 416 \\ & & & 417 \\ & & & 418 \\ & & & 419 \\ & & & 420 \\ & & & & 421 \\ & & & & 422 \end{array}$	16 11 14 ØØ 27 21 2Ø	SEI SEO STR ØØ INI JIO JMP	Ø 1ØØØ 279 3Ø 5 417 366	}	Set outputs 0Ø05 and timer to "4s"

SAR

Additional problem 1b On correspondance of the date-time with the preselected time, the following additional text must be output: Date + date time (conventional form) SAIA-) PLC series PCA14 is the latest The(product of the (SAIA-) PLC family SAIA-SAIA-PLC is available in XY countries! SAIA SAIAmust be written as a text subroutine. - The value XY is evident from the BCD-switch 027 (without preceding zeros). XY 027 C269



*) The text would be output several times during the second at which the conditions for the text output are fulfilled. Due to the timer (1.1s) the text is output only once.

M

Example 2 "Check sum" of the system and user program and activation of the "Watchdog" (using PAS 30...38)

Problem 2

During the first run of this program a check sum for the system program as well as the user program (1.K, 2.K and 5.K)* is to be performed. The Watchdog must be activated and the output O12 must flash every \emptyset .5s in a small working program. If an error is detected in the system program, the message "check sum system program" must be delivered. If an error is detected in the user program the message "check sum user program" must be delivered. In both cases <u>output</u> O15 (alarm) must be activated.

Flowchart



Solution 2

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4800 bauds Interface assignment	Explanation: The test via the check- sum is usually only per- formed when switching on the PLC. It is therefore also part of the assign- ment section of the pro- gram (lines 521 to 544). The actual working pro-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Check sum system program Check sum 1.K	parts are used for text output in case of errors.
537 22 JIZ 559 538 29 PAS 32 539 Ø3 Ø3 1397 540 22 JIZ 559 541 29 PAS 35	Check sum 2.K	
542 ØØ ØØ 1815 543 22 JIZ 559 544 12 REO 15 ;	Check sum 5.K Reset alarm	
546 13 CO0 255 547 Ø2 STL 285 548 14 STR 285 549 ØØ ØØ 5 55Ø 13 COO 12 551 2Ø JMP 546	Watchdog <u>Working program</u>	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Output of texts an alarm output in ca of an error in the system program	d se
→ 559 29 PAS 23 56Ø ØØ ØØ 1Ø4 → 561 11 SE0 15 562 2Ø JMP -561	Output of texts an alarm output in ca of an error in the user program	d se
<u>Text 100:</u>	<u>Text 1Ø</u>	<u>4:</u>
100 .≢.H^M^J^J.C.H.E.C.K 101 .S.U.MS.Y.S.T.E.M 102P.R.O.G.R.A.M^M^M 103 ^M^M^M^M^M^J^J^J^Ձ^Ձ	104 . 105 . 103 . 107 [^] 1 108 [^]	╪.H^M^J^J.C.H.E.C.K S.U.MU.S.E.RP R.O.G.R.A.M^M^M^M^M M^M^M^M^M^M^M^J^J Ձ.*.U.*.*.U.*.*.U.*

*) Remaining in the alarm loop is deliberate. If the check sum has a negative result, either the CPU or a user memory must be replaced. Further safety measures can be taken, while the WD is active.

SAN

Example 3 Special text characters
Problem 3
All special text characters must be displayed on a screen. These are:
a) Normal text
b) Output of a counter register Cn, without suppression of preceding zeroes
c) Output of a counter register Cn, with suppression of preceding zeroes
d) Output of elements (logic states of 8 subsequent elements)
e) Output of the ASCII-character* (formed by 8 subsequent elements)
f) Contents of date-time, industrial form
g) Contents of date-time, conventional form
h) Contents of date-time, year, month, day
i) Repetition of characters
k) Text subroutine

Output of character \$

*) All characters in the range of \emptyset ...127 are evaluated. The visible characters are displayed, while the control characters have a direct effect and are replaced by SPACE in the display.

SAIA AG		a)	MURTEN	
	\$C		\$C	
	b) 00014	c)	16	
d)	\$E 01011001	e)	\$e Y	
\$T f):47:04/17:01:46	\$H g) 8:3-11	1-24/17:01:4	46 h)	\$D 83-11-24
\$- i) \$L.\$U				
<pre>k) THE COMPACT (PC/ WITH THE (PCA14)</pre>	A14) FOR COMPL	EX FUNCTIONS: IS MORE EFFI	CIENT!	

MA

Solution 3

(The parameters as well as the various cursor instructions refer to the terminal VC 44 \emptyset 4).

951 952 953 954 955 956 957 958 959 96Ø	29 ØØ ØØ ØØ ØØ ØØ	PAS ØØ ØØ ØØ ØØ ØØ	100 902 ; 4 333 ; T 254 254 0 0 0 0	8ØØ b XB	auds		<u>Text:</u> ^X^@^@^@~@)@.@@@	Clear
962 963	29 ØØ	PAS ØØ	23 Ø:T	ext n	o.Ø		^P.#.*.\$.C	C.2.9.0. s .]	screen Contents of
966 967 968	25 29 ØØ	WIH PAS ØØ	<u>333</u> ; T 23 5Ø; T	XB ext n	o. 5Ø	31 32 33 34 35 36	.0.2.0.\$.c .(.(.\$.E.0 .2.0. ^H.\$ ^P.+\$.T .\$.H.\$0 ^J^J^J^J^J	:.2.9.0^M^P).0.7.\$0 3.e.0.0.7^M > 7.\$0.0.5).0.5.\$.D^J 1^J^J^M^@	counter re- gister, se- quence of elements and date-time
971 972 973 974 975 976 977 978 979 98Ø	15 ØØ5 14 ØØ 25 17 Ø	SCR ØØ WIH STR ØØ PAS ØØ WIH INC JMP	29Ø <u>Ø</u> 259 1Ø 23 3Ø ; Tu 259 29Ø 973	XB ext n	o. 3Ø	50 51 52 53 54 55 56 57 58 59 61 62 63 64 56 67 68 970 71 72	.\$. 0.0.7 A.G.\$. 0 M.U.R.T.E J.\$. 0.1 .0.2.3.\$ JJJJJ.\$. E.\$. 0.2 JJJJJ.\$. S.JJJJ.\$. S.S.H.\$.5.D^MJJJ J.\$0.5 .00.4.\$.0.0.0.4.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.0.\$.0.0.\$	S.A.I.A. 2.0	Basic text
						➡ 80	^N.P.C.A.1	.4^0. \$.U^@	Text subroutine
Example 4 Ball bounce

<u>Given:</u>

A ball which has a starting speed of V_{\varnothing} is thrown up vertically. Every time it falls on a horizontal surface it loses X % of its velocity.

63



Problem 4

Every 1/10s the height s must be calculated and displayed on the screen.

Every time it drops, v_{ϖ} is reduced to the proportional value preselected via $\underline{024}$ (of F12).

Solution 4

 v_{\emptyset} is read into C314.

The formula $v_{\emptyset} \propto t^2/2$ is calculated within the counter register.

The text is astonishingly short due to the use of special characters. Only 16 characters!

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
669 15 SCR 317 67Ø 31 31 314 v
$\begin{bmatrix} 671 & 15 & SCR & 317 & v \\ 672 & 20 & 20 & 315 & t \end{bmatrix}$ vxt
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
676 29 29 316 t
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{bmatrix} 679 & 15 & SCR & 317 & vxt \\ 680 & 28 & 28 & 316 & t^2/2 \end{bmatrix}$ vxt - t ² /2 = s
681 15 SCR 318
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{bmatrix} 087 & 15 & SCR & 314 & \sqrt{x} & 1 & \sqrt{x} \\ 688 & 39 & 39 & 199 & 199 & 199 \end{bmatrix} $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\frac{1}{691} 20 JMP 661 v = 0> New start$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
694 25 WIH 600 ; Wait as long as 3 .\$.c.3.1.8\$3 695 00 NOP 0 TXB = H
696 2Ø JMP 669

Example 5 Data transfer between two PCA14 in mode N via the serial data interface

 (\oplus)

VALLA

Problem 5

Various inputs made on the 1st PLC must be transferred in mode N via the serial data interface, processed by the 2nd PLC and output. These are the following:



Problem for PLC (1) (transmitter)

- a) Define PAS 100 starting with address 601
 - TXB = 254
 - RBY = 525
 - TBY = 425
- b) Establish the read-in program according to the above configuration. The analog value V_{1n} entered via input channel I17 must be displayed as binary value in the operand display.
- c) Send a telegram.
- d) The current loop must be supplied by PLC (1) (PLC (1) is active).

Problem for PLC (2) (receiver)

a) Define PAS 100 starting with address 601

- TXB = 254 - RBY = 525

- TBY = 425

- b) Establish the processing program according to the above configuration. Output OØ must blink according to the BCD-value X.
- c) Enable reception.
- d) PLC (2) must be passive.

<u>Solution 5</u>



SALA

PLC 1		PLC	2			
Transmitter		Rece	iver			
6Ø1 29 PAS 6Ø2 ØØ ØØ 6Ø3 ØØ ØØ 6Ø4 Ø1 Ø1 6Ø5 Ø5 Ø5 6Ø6 Ø1 Ø1 6Ø7 ØØ ØØ 6Ø8 ØØ ØØ 6Ø9 ØØ ØØ 61Ø ØØ ØØ	100 902 ;4800 bauds 254 ;TXB 525 ;RBY 425 ;TBY 0 ;BCC 0 0 0	6Ø1 6Ø2 6Ø3 6Ø4 6Ø5 6Ø6 6Ø7 6Ø8 6Ø9 61Ø	29 ØØ Ø5 ØØ ØØ ØØ	PAS ØØ Ø5 Ø1 ØØ ØØ ØØ	100 902 ;4800 bauds 254 ;TXB 525 ;RBY 425 ;TBY 0 ;BCC 0 0 0	
┌ ~ 613 Ø1 STH	425] Transmitter	┌╼613	Ø1	STH	525]Receiver	
-614 21 JIO	639∫clear?	□ ⁶¹⁴	22	JIZ	633∫clear?	
616 11 <u>SE0</u>	$\frac{24}{200}$ Transmit RCD-	616	12	RE0	525 ;End of reception	
618 24 24 619 12 <u>REO</u> 62Ø 15 SCR	$\begin{array}{c c} 31 & \text{value of } 024 \\ \underline{24} & \text{to transmit} \\ 299 & \text{buffer} \\ 423 & \end{array}$	618 619 62Ø	15 16 31	SCR 16 DTC	257 BCD-value 523 to operand 257 display	
623 Ø1 STH 624 1Ø <u>OUT</u> 625 Ø1 STH 626 Ø3 ANH 627 1Ø OUT	1 <u>412</u> 2 results to trans- 3 mit buffer 413	622 623 624 625 626 627 628	15 24 15 21 11 Ø5 12	SCR 24 SCR 21 SEO ORH REO	258 511 258 Transmit 23 analog value to 23 <u>channel 022</u> 23	
629 19 SEA 630 10 OUT 631 15 SCR	Ø 17 Read in analog 298 value of <u>channel</u> 22 117 and t <u>apacmit</u>	63Ø 631	Ø1 1Ø	STH OUT	513 Output 015 15 }	,
0.32 24 24 633 15 SCR 634 21 21	23 117 and transmit 298 to transmit 411 buffer	-633 634 635	Ø2 11 Ø1	STL SEO STH	512 4ØØ 512	
636 19 SEA 637 11 SEO	Ø] Send 425∫ telegram	636 637	Ø4 14	ANL STR	256 Indicator 256 of 00	
639 31 DTC 64Ø 2Ø JMP	298 ;Display analog 613 value	638 639 64Ø 641 642	16 13 Ø1 1Ø 2Ø	16 COO STH OUT JMP	523 (t = BCD- 4ØØ value) 4ØØ 613	



A DC-motor with tachometer generator must be controlled according to a <u>variable reference value curve</u> W = f(t). This reference value curve has the following shape:



VALLA



Example 7 Manual PID-operation using PAS 211 on PCA14 (analog modules 12 bits PCA1.W32)

Problem 7

The following program shows the transition from direct manual control of the correcting variable to automatic PID-control. The input and output routines from the documentation of the analog module PCA1.W32 are used as subroutines.

The nominal value W is preselected in 0.1V on BCD-switch 024. The sampling time T_o can be set in Ø.1 sec on BCD-switch I4...11. The process is started with IO.

If I1 = L, the correcting variable Y can be modified manually (potentiometer) via analog input I16, until X = W. If I1 = H, PID-control is activated, causing

automatic control of disturbance quantities $X \rightarrow W$.





Manual control of PID-controlled the correcting variable (Y)





al La

Solution 7



As explained in the problem description this program allows placing the actual value manually near the nominal value (W) by changing potentiometer (YS) (I16). I1 is then used to switch over to PID-control smoothly.

*) For subroutines refer to chapter "PCA1.W3.." in Hardware manual PCA1.
 **) Subroutine 550 corresponds to subroutine 500 by replacing the second line of the latter by OUT 16.





The present example shows a simple principle model. Compared to the result the procedure is rather complicated. The advantages of the PAS 250 make themselves felt in the execution time (in this example 250μ s) and when more comprehensive register structures are involved.

SAL

20L

<u>Example 9</u> <u>BCD-shift register upwards/downwards</u> (using PAS 250)

<u>Description</u>

The shift register is 4 bits long and 4 bits wide. The BCD-switches on the inputs <u>I4...I11</u> are used for entering the status, the left-hand number (I4...I7) for shifting upwards, the right-hand number (I8...I11) for shifting downwards.

The register consists of flags $4\emptyset 4...419$. The shift process is triggered by input $\underline{I}\emptyset$ (shifting upwards) or by II (shifting downwards). The numbers are displayed in the operand display.





MALE

SAIA[®]PLC Programmable controllers

22L

Example 1Ø FIFO-register (using PAS 251)

Description

The FIFO-register is 4 bits long and 4 bits wide. The BCD-switch at the inputs I8...I11 is used to enter information. The register consists of <u>flags</u> <u>6ØØ...619</u>. A BCD-value is written into the FIFO via input <u>IØ</u>, a value is read out at the outputs <u>OØ...O3</u> via <u>I1</u>. Output <u>O15</u> is activated, if the register is full. The numbers are displayed in the operand display.



In order to be able to display the contents of the FIFO in the operand display it must have a form which consists of the information part only. This is achieved by copying the register without the "busy" bit into another flag range. It can now be loaded into a counter via code 19 (5 x 4 bits BCD) and displayed.

*) Flags 620...624 must be reserved as circulating buffer when using PAS 250.

Solution 10 <u>Sth</u> Dyn 12Ø1 Ø1 Ø 520 12Ø2 Ø9 1227 12Ø3 22 JIZ ; Set "Busy" 12Ø4 11 SE0 6ØØ 12Ø5 16 SEI Ø -1206 STH 1008 Ø1 1207 1Ø OUT 16Ø1 Load 12Ø8 27 INI BCD-value 3 12Ø9 21 JI0 12Ø6 29 PAS 251 1211 1212 ; SADD ØØ 6ØØ Load input level ØØ ; DADD 1213 ØØ ØØ 619 of the FIFO 1214 ; 5 bits (4 + busy)ØØ ØØ 5 1215 ØØ ØØ Ø 1216 ØØ Ø ØØ 1217 ØØ ØØ Ø Ø 1218 ØØ ØØ Ø 1219 ØØ ØØ Ø 122Ø ØØ ØØ ; Busy ? 1222 Ø1 6ØØ STH ; FIFO full 1223 1Ø OUT 15 1224 2Ø JMP 1260 ---> -1227 Ø1 STH 1 DYN 521 1228 Ø9 1229 22 1292 JIZ Read out and SEI 1231 16 Ø transfer to out--1232 Ø1 Read out puts 00...03 STH 1616 1233 1Ø BCD-value OUT 1ØØØ 1234 27 INI 3 1235 21 JI0 1232 1241 PAS 29 25Ø 1242 ; SADD ØØ ØØ 6ØØ 1243 ØØ ØØ 619 ; DADD 1244 ØØ ØØ 5 ; N = 5 bits 1245 ØØ ØØ Ø 1246 ØØ ØØ Ø 1247 Ø Shift and enter ØØ ØØ 1248 Ø zero ØØ ØØ 1249 Ø ØØ ØØ 125Ø ØØ ØØ Ø 1252 16 SEI Ø -1253 12 **REO** 16ØØ 1254 27 INI 4 1255 21 JI0 1253 1256 ; FIFO empty 12 RE0 15

(stili

TAYA

24L



Copying FIFO onto flag range 704...719 for DTC-display

- The four flags 697...700 must be reserved as flag buffers to ensure correct execution of the instruction PAS 250.
- ² The flags 7ØØ...7Ø3 must be reset, as 5 x 4 continuous bits BCD are read into the counter due to code 19.
- ³ The whole program on this page is only necessary if the values in FIFO must be displayed via DTC.

JALE

<u>Example 11</u> <u>Trouble reports</u> (storage in the FIFO-register using PAS 251)

Description

Various trouble reports must be output as clear text. It must be noted that the malfunctions must be printed in the sequence in which they occur. Moreover, further malfunctions must not be lost while a trouble report is being printed.

Problem 11

Four different malfunctions must be simulated via <u>inputs \emptyset ...3</u> and - provided with date and time - they must be printed in the sequence in which they occur. This is achieved as follows:

(For the sake of simplicity, the point of time is given at which the respective malfunction is printed out, not the time at which it has occured.

- I1 : Date, time
 alarm 1
 comment
- I2 : Date, time alarm 2 comment
- I3 : Date, time
 alarm 3
 comment

261

Solution 11

The problem is solved with the aid of a FIFO-register. Each trouble report is assigned a certain identification code. If a malfunction occurs, the respective code is read to the input level of the FIFO and the busy-bit (SADD) is simultaneously set to "H". PAS 251 is then executed, thus shifting the information (code + busy) to the last vacant position of the FIFO. (If FIFO is empty: to the output level). If the busy-bit of the output level is "H", the code is used to find out what kind of a malfunction it is. (Code $\emptyset\emptyset$ means alarm \emptyset , code $1\emptyset$ ---> alarm 1, code $\emptyset1$ ---> alarm 2, code 11 ---> alarm 3). Depending on the code, the counter C319 is set to the value \emptyset , 1 \emptyset , 2 \emptyset or 3 \emptyset . The value of the counter C319 is then loaded into the index register. Due to the indexed text output



the value of the index register is added to the text number $11\emptyset$ and text number $11\emptyset$, $12\emptyset$, $13\emptyset$ or $14\emptyset$ is consequently output, which corresponds to the alarm message \emptyset , 1, 2, 3. After each text output the FIFO-register is shifted by means of PAS 25 \emptyset .

The FIFO register is the following: Output DADD 4Ø9 41Ø 411 level 4Ø7 408 4Ø6 403 4Ø4 4Ø5 SADD -Input 400 401 402 level Busy Code

Interpretation of the output level:



rogram 13Ø1 29 PAS 13Ø2 ØØ ØØ 13Ø3 ØØ ØØ 13Ø4 ØØ ØØ 13Ø5 ØØ ØØ 13Ø6 ØØ ØØ 13Ø7 ØØ ØØ 13Ø8 ØØ ØØ 13Ø9 ØØ ØØ 131Ø ØØ ØØ	2 100 902 ; 4800 bauds 425 , TXB 254 254 254 0 0 0 0	-1361 Ø2 STL 4Ø9 ; Read flag Ø 1362 Ø5 ORH 425 or TXB 1363 21 JIO 1321 1364 15 SCR 319 1365 ØØ ØØ Ø 1366 Ø1 STH 41Ø ; DADD-1 1367 15 SCR 319 1368 27 27 1Ø 1369 Ø1 STH 411 ; DADD 137Ø 15 SCR 319 <u>1371 27 27 2Ø</u> 1372 16 SEL 319
→ 1321 Ø1 STH 1322 Ø9 DYN → 1323 22 JIZ 1324 11 SE0 1325 12 RE0	Ø; Alarm Ø 42Ø 1327 4ØØ; SADD 4Ø1] Code for	1373 29 PAS 23 1374 ØØ ØØ 111Ø ; Text 11Ø+C319 1375 12 REO 4Ø9 ; Busy output level
1326 12 REO 1327 Ø1 STH 1327 Ø1 STH 1328 Ø9 DYN 1329 22 JIZ 1330 11 SEO 1331 11 SEO 1332 12 REO 1333 Ø1 STH 1332 12 REO 1333 Ø1 STH 1334 Ø9 DYN 1335 22 JIZ 1336 11 SEO 1337 12 REO 1338 11 SEO 1339 Ø1 STH 1340 Ø9 DYN	402 alarm Ø 1; Alarm 1 421 1333 400; SADD 401 Code for 402 alarm 1 2; Alarm 2 422 1339 400; SADD 401 Code for 402 alarm 2 3; Alarm 3 423 1345	1381 29 PAS 250 1382 $\emptyset \emptyset$ $\emptyset \emptyset$ $4 \emptyset \emptyset$ 1383 $\emptyset \emptyset$ $\emptyset \emptyset$ $4 \emptyset \emptyset$ 1383 $\emptyset \emptyset$ $\emptyset \emptyset$ $4 0 \emptyset$ 1383 $\emptyset \emptyset$ $\emptyset \emptyset$ $4 1 1$ 1384 $\emptyset \emptyset$ $\emptyset \emptyset$ $3 1$ 1385 $\emptyset \emptyset$ $\emptyset \emptyset$ $9 0 0$ 1386 $\emptyset \emptyset$ $\emptyset \emptyset$ $\emptyset \emptyset$ 1387 $\emptyset \emptyset$ $\emptyset \emptyset$ $\emptyset \emptyset$ 1388 $\emptyset \emptyset$ $\emptyset \emptyset$ $\emptyset \emptyset$ 1389 $\emptyset \emptyset$ $\emptyset \emptyset$ $\emptyset \emptyset$ 1390 $2 \emptyset$ JMP 1321
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1345 4ØØ ; SADD 4Ø1] Code for 4Ø2 ∫ alarm 3 4ØØ ; SADD = "H"? 1361	 → 110 .\$.H M J.A.L.A.R.M. 111 .0[^]M[^]J.\$.L.1.4.5[^]M[^]@ } Alarm Ø → 120 .\$.H[^]M[^]J.A.L.A.R.M. 121 .1[^]M[^]J.\$.L.1.4.5[^]M[^]@ } Alarm 1 → 130 .\$.H[^]M[^]J.A.L.A.R.M. 131 .2[^]M[^]J.\$.L.1.4.5[^]M[^]@ } Alarm 2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	251 400; SADD 411; DADD 3; Width = 3 bits 0 0 0 0 0 0 0	 → 140 .\$.H^M^J.A.L.A.R.M. 141 .3^M^J.\$.L.1.4.5^M^@ } Alarm 3 → 145C.O.M.M.E.N.T: 146 .\$.X.0.7.0^M.\$0.1 147 .0.\$.Y.0.7.0^M.\$0 148 .1.0.\$.Z.0.7.0.\$.U^@

()

MAR

Summary of the instru	ction set 2 + 3	in alphabetical order
Instruction	Chapter	Page
ADD	12	41
CMP CLA CLK	12 13 16	61 71 141
DBN, BND DIV	13 12	71 51
EWP EXG	I6 I3	15I 8I
INR, DER	15	121
LAC, SAC LAR, SAR	I4 I4	11I 10I
MUL.	12	51
NOP NOP 1111 NOP 1248	I6 H1 I1	15I 1H 1I
PAS 16/17 PAS 19 PAS 23 PAS 24 PAS 5Ø PAS 54/56 PAS 55/57 PAS 58 PAS 19Ø (and PAS 19) PAS 2ØØ212 PAS 25Ø/251	H2 H2 H2 H2 H2 H2 H2 H2 H3 H3 H3	2H 5H 5H 6H 7H 12H 16H 20H 28H 41H
ROR ROA RRE, WRE RRG, WRG	I 3 I 3 I 4 I 4	8I 8I 12I 10I
SEW SHI SNC SQR SUB	15 16 15 12 12	13I 14I 13I 6I 5I
ТХТ	16	151
WEL, WEU	14	111

M

_

=

(6. 1

			(
			(
lotes:			

SAIA AG

Industrial Electronics and Components 3280 Murten/Switzerland

Telephone	037 727 111
Telefax	037 71 44 43
Telex	942127

Further representatives

Belgique	Landis & Gyr Belge SA, Dépt. Industrie Avenue des Anciens Combattants 190, B-1140 Bruxelles 🕿 02 2440211, Tx 65930, Fax 02 2428831
Danmark	Skandia-Havemann Vallensbækvej 46, DK-2625 Vallensbæk 🕿 02 643333, Tx 33383, Fax 02 642245
Deutschland	SAIA GmbH Flinschstrasse 67, D-6000 Frankfurt 60 ☎ 069 42 09 93-0, Ttx 69 99 375, Fax 069 42 56 54
España	Landis & Gyr BC SA Batalla del Salado 25, Apartado 575, 28045 Madrid 🕿 91 467 1900, Tx 22 976, Fax 91 23944 79
France	SAIA Sàrl 10, Blvd. Louise Michel, F-92230 Gennevilliers ☎ 1 40860345, Tx 613189, Fax 1 47914013
Great Britain	A.S.A.P. Ltd. Unit 15D, Compton Place, Surrey Avenue, Camberley, Surrey GU15 3DX 20276 691 580, Fax 0276 691 581
Italia	SAIA S.r.I. Via Cadamosto 3 20094 Corsico MI
Nederland	Landis & Gyr BV, Div. Electrowater Kampenringweg 45, Postbus 444, NL-2800 AK-Gouda ☎ 01820 65683, Tx 20657, Fax 01820 32437
Norge	Malthe Winje & Co A/S Cort Adelersgt. 14, Postboks 2440, Solli, N-0202 Oslo 2 ☎ 02 55 8640, Tx 19629, Fax 02 55 22 11
Österreich COMECON	Landis & Gyr Gesellschaft m.b.H Breitenfurterstrasse 148, Postfach 9, A-1230 Wien 🕿 0222 842626-0, Tx 132706, Fax 0222 842626313
Portugal	Infocontrol Electronica e Automatismo LDA. Av. da Igreja No. 68–1° Esq., P-1700 Lisboa 🕿 01 77 51 61-65, Tx 63454, Fax 01 77 5687
Suomi Finland	OY Landis & Gyr AB SF-02430 Masala ඤ 8 0 297 31, Tx 100 11 53, Fax 8 0 297 5531
Sverige	Beving Elektronik AB St. Eriksgatan 113a, Box 21 104, S-10031 Stockholm ☎ 08 15 17 80, Tx 10040, Fax 08 33 68 63
USA	After sales services: Maxmar Controls Inc. 99 Castleton Street, Pleasantville, New York 10570-3403 🕿 914 747 3540, Fax 914 747 3567
Australia	Landis & Gyr (Australia) Pty Ltd 411 Ferntree Gully Road, P.O. Box 202, Mount Waverley, Vic. 3149 🕿 3 544-2322, Tx 32244, Fax 3 5437496
Argentina	